

12 LVPECL/24 CMOS Output Clock Generator

AD9520-5

FEATURES

Low phase noise, phase-locked loop (PLL) Supports external 3.3 V/5 V VCO/VCXO to 2.4 GHz 1 differential or 2 single-ended reference inputs Accepts CMOS, LVDS, or LVPECL references to 250 MHz Accepts 16.67 MHz to 33.3 MHz crystal for reference input **Optional reference clock doubler Reference monitoring capability** Auto and manual reference switchover/holdover modes, with selectable revertive/nonrevertive switching **Glitch-free switchover between references** Automatic recovery from holdover Digital or analog lock detect, selectable **Optional zero delay operation** Twelve 1.6 GHz LVPECL outputs divided into 4 groups Each group of 3 has a 1-to-32 divider with phase delay Additive output jitter as low as 225 fs rms Channel-to-channel skew grouped outputs <16 ps Each LVPECL output can be configured as 2 CMOS outputs (for fout ≤ 250 MHz) Automatic synchronization of all outputs on power-up Manual synchronization of outputs as needed SPI- and I²C-compatible serial control port 64-lead LFCSP Nonvolatile EEPROM stores configuration settings

APPLICATIONS


Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols Forward error correction (G.710) Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs High performance wireless transceivers ATE and high performance instrumentation Broadband infrastructures

GENERAL DESCRIPTION

The AD9520-5¹ provides a multioutput clock distribution function with subpicosecond jitter performance, along with an on-chip PLL that can be used with an external VCO.

The AD9520 serial interface supports both SPI and I^2C^* ports. An in-package EEPROM can be programmed through the serial interface and store user-defined register settings for power-up and chip reset.

FUNCTIONAL BLOCK DIAGRAM



The AD9520 features 12 LVPECL outputs in four groups. Any of the 1.6 GHz LVPECL outputs can be reconfigured as two 250 MHz CMOS outputs.

Each group of outputs has a divider that allows both the divide ratio (from 1 to 32) and the phase (coarse delay) to be set.

The AD9520 is available in a 64-lead LFCSP and can be operated from a single 3.3 V supply. The external VCO can have an operating voltage up to 5.5 V. A separate output driver power supply can be from 2.375 V to 3.465 V.

The AD9520 is specified for operation over the standard industrial range of -40° C to $+85^{\circ}$ C.

¹ The AD9520 is used throughout this data sheet to refer to all the members of the AD9520 family. However, when AD9520-5 is used, it refers to that specific member of the AD9520 family.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2008 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

| Features |
|--|
| Applications1 |
| General Description |
| Functional Block Diagram1 |
| Revision History |
| Specifications |
| Power Supply Requirements 4 |
| PLL Characteristics |
| Clock Inputs7 |
| Clock Outputs7 |
| Timing Characteristics |
| Timing Diagrams9 |
| Clock Output Additive Phase Noise (Distribution Only; VCO Divider Not Used) |
| Clock Output Absolute Time Jitter (Clock Generation Using External VCXO)11 |
| Clock Output Additive Time Jitter (VCO Divider Not Used)11 |
| Clock Output Additive Time Jitter (VCO Divider Used) 12 |
| Serial Control Port—SPI Mode12 |
| Serial Control Port—I ² C Mode |
| PD, SYNC, and RESET Pins14 |
| Serial Port Setup Pins: SP1, SP014 |
| LD, STATUS, and REFMON Pins14 |
| Power Dissipation15 |
| Absolute Maximum Ratings16 |
| Thermal Resistance |
| ESD Caution16 |
| Pin Configuration and Function Descriptions17 |
| Typical Performance Characteristics |
| Terminology |
| Detailed Block Diagram |
| Theory of Operation |
| Operational Configurations |
| Mode 1: Clock Distribution or External VCO < 1600 MHz26 |
| Mode 2: High Frequency Clock Distribution— CLK or External VCO > 1600 MHz |

| Phase-Locked Loop (PLL) | 30 |
|---|----|
| Configuration of the PLL | 30 |
| Phase Frequency Detector (PFD) | 30 |
| Charge Pump (CP) | 30 |
| PLL External Loop Filter | 31 |
| PLL Reference Inputs | 31 |
| Reference Switchover | 31 |
| Reference Divider R | 32 |
| VCO/VCXO Feedback Divider N: P, A, B, R | 32 |
| Digital Lock Detect (DLD) | 33 |
| Analog Lock Detect (ALD) | 34 |
| Current Source Digital Lock Detect (CSDLD) | 34 |
| External VCXO/VCO Clock Input (CLK/CLK) | 34 |
| Holdover | 34 |
| External/Manual Holdover Mode | 35 |
| Automatic/Internal Holdover Mode | 35 |
| Frequency Status Monitors | 37 |
| Zero Delay Operation | 38 |
| Clock Distribution | 39 |
| Operation Modes | 39 |
| CLK Direct-to-LVPECL Outputs | 39 |
| Clock Frequency Division | 40 |
| VCO Divider | 40 |
| Channel Dividers | 40 |
| Synchronizing the Outputs—SYNC Function | 42 |
| LVPECL Output Drivers | 43 |
| CMOS Output Drivers | 44 |
| Reset Modes | 44 |
| Power-On Reset | 44 |
| Hardware Reset via the RESET Pin | 44 |
| Soft Reset via the Serial Port | 44 |
| Soft Reset to Settings in EEPROM when EEPROM Pin = 0 via the Serial Port | 44 |
| Power-Down Modes | |
| Chip Power-Down via PD | |
| PLL Power-Down | |
| Distribution Power-Down | |
| Individual Clock Output Power-Down | |
| - | |
| Individual Clock Channel Power-Down | 43 |

| Serial Control Port | 46 |
|---|----|
| SPI/I ² C Port Selection | 46 |
| I ² C Serial Port Operation | 46 |
| I ² C Bus Characteristics | 46 |
| Data Transfer Process | 47 |
| Data Transfer Format | 48 |
| I ² C Serial Port Timing | 48 |
| SPI Serial Port Operation | 49 |
| Pin Descriptions | 49 |
| SPI Mode Operation | 49 |
| Communication Cycle—Instruction Plus Data | 49 |
| Write | 49 |
| Read | 49 |
| SPI Instruction Word (16 Bits) | 50 |
| SPI MSB/LSB First Transfers | 50 |
| EEPROM Operations | 53 |
| Writing to the EEPROM | 53 |
| Reading from the EEPROM | 53 |
| | |

| Programming the EEPROM Buffer Segment | 53 |
|---|----|
| Register Section Definition Group | 54 |
| IO_UPDATE (Operational Code 0x80) | 54 |
| End-of-Data (Operational Code 0xFF) | 54 |
| Pseudo-End-of-Data (Operational Code 0xFE) | 54 |
| Thermal Performance | 55 |
| Register Map | 56 |
| Register Map Descriptions | 61 |
| Applications Information | 75 |
| Frequency Planning Using the AD9520 | 75 |
| Using the AD9520 Outputs for ADC Clock Applications . | 75 |
| LVPECL Clock Distribution | 75 |
| CMOS Clock Distribution | 76 |
| Outline Dimensions | 77 |
| Ordering Guide | 77 |
| | |

REVISION HISTORY

10/08—Revision 0: Initial Version

SPECIFICATIONS

Typical (typ) is given for VS = VS_DRV = 3.3 V \pm 5%; VS \leq VCP \leq 5.25 V; T_A = 25°C; RSET = 4.12 kΩ; CPRSET = 5.1 kΩ, unless otherwise noted. Minimum (min) and maximum (max) values are given over full VS and T_A (-40°C to +85°C) variation.

POWER SUPPLY REQUIREMENTS

| Table | 1. |
|-------|----|
|-------|----|

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--------------------------|-------|------|-------|------|--|
| VS | 3.135 | 3.3 | 3.465 | V | $3.3 V \pm 5\%$ |
| VS_DRV | 2.375 | | VS | v | This is nominally 2.5 V to 3.3 V \pm 5% |
| VCP | VS | | 5.25 | v | This is nominally 3.3 V to 5.0 V \pm 5% |
| RSET Pin Resistor | | 4.12 | | kΩ | Sets internal biasing currents; connect to ground |
| CPRSET Pin Resistor | | 5.1 | | kΩ | Sets internal CP current range, nominally 4.8 mA (CP_lsb = 600 μ A); actual current can be calculated by CP_lsb = 3.06/CPRSET; connect to ground |

PLL CHARACTERISTICS

Table 2.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|-------|------|-------|--------|---|
| REFERENCE INPUTS | | | | | |
| Differential Mode (REFIN, REFIN) | | | | | Differential mode (can accommodate single-ended input by ac grounding undriven input) |
| Input Frequency | 0 | | 250 | MHz | Frequencies below about 1 MHz should be dc-coupled be careful to match V_{CM} (self-bias voltage) |
| Input Sensitivity | | 280 | | mV p-p | |
| Self-Bias Voltage, REFIN | 1.34 | 1.60 | 1.75 | V | Self-bias voltage of REFIN ¹ |
| Self-Bias Voltage, REFIN | 1.30 | 1.50 | 1.60 | V | Self-bias voltage of REFIN ¹ |
| Input Resistance, REFIN | 4.0 | 4.8 | 5.9 | kΩ | Self-biased ¹ |
| Input Resistance, REFIN | 4.4 | 5.3 | 6.4 | kΩ | Self-biased ¹ |
| Dual Single-Ended Mode (REF1, REF2) | | | | | Two single-ended CMOS-compatible inputs |
| Input Frequency (AC-Coupled) with DC Offset Off) | 10 | | 250 | MHz | Slew rate must be > 50 V/μs |
| Input Frequency (AC-Coupled with DC Offset On) | | | 250 | MHz | Slew rate must be > 50 V/ μ s, and input amplitude sensitivity specification must be met; see input sensitivity |
| Input Frequency (DC-Coupled) | 0 | | 250 | MHz | Slew rate > 50 V/µs; CMOS levels |
| Input Sensitivity (AC-Coupled with DC Offset Off) | 0.55 | | 3.28 | V р-р | VIH should not exceed VS |
| Input Sensitivity (AC-Coupled with DC Offset On) | 1.5 | | 2.78 | V р-р | VIH should not exceed VS |
| Input Logic High, DC Offset Off | 2.0 | | | V | |
| Input Logic Low, DC Offset Off | | | 0.8 | V | |
| Input Current | -100 | | +100 | μΑ | |
| Input Capacitance | | 2 | | pF | Each pin, REFIN (REF1)/REFIN (REF2) |
| Crystal Oscillator | | | | | |
| Crystal Resonator Frequency Range | 16.67 | | 33.33 | MHz | |
| Maximum Crystal Motional Resistance | | | 30 | Ω | |
| PHASE/FREQUENCY DETECTOR (PFD) | | | | | |
| PFD Input Frequency | | | 100 | MHz | Antibacklash pulse width = 1.3 ns, 2.9 ns |
| | | | 45 | MHz | Antibacklash pulse width = 6.0 ns |
| Reference Input Clock Doubler Frequency | 0.004 | | 50 | MHz | Antibacklash pulse width = 1.3 ns, 2.9 ns |
| Antibacklash Pulse Width | | 1.3 | | ns | 0x017[1:0] = 01b |
| | | 2.9 | | ns | 0x017[1:0] = 00b; 0x017[1:0] = 11b |
| | | 6.0 | | ns | 0x017[1:0] = 10b |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|------|------|------|------|--|
| CHARGE PUMP (CP) | | | | | |
| I _{CP} Sink/Source | | | | | Programmable |
| High Value | | 4.8 | | mA | With CPRSET = 5.1 k Ω ; higher I _{CP} is possible by changing CPRSET |
| Low Value | | 0.60 | | mA | With CPRSET = 5.1 k Ω ; lower I _{CP} is possible by changing CPRSET |
| Absolute Accuracy | | 2.5 | | % | Charge pump voltage set to $V_{CP}/2$ |
| CPRSET Range | 2.7 | | 10 | kΩ | |
| I _{CP} High Impedance Mode Leakage | | 1 | | nA | |
| Sink-and-Source Current Matching | | 1 | | % | $0.5 V < V_{CP} < VCP - 0.5 V$; V_{CP} is the voltage on the CP (charge pump) pin; VCP is the voltage on the VCP power supply pin |
| ICP VS. VCP | | 1.5 | | % | $0.5 V < V_{CP} < VCP - 0.5 V$ |
| I _{CP} vs. Temperature | | 2 | | % | $V_{CP} = VCP/2 V$ |
| PRESCALER (PART OF N DIVIDER) | | | | | |
| Prescaler Input Frequency | | | | | |
| P = 1 FD | | | 300 | MHz | |
| P = 2 FD | | | 600 | MHz | |
| P = 3 FD | | | 900 | MHz | |
| P = 2 DM (2/3) | | | 600 | MHz | |
| P = 4 DM (4/5) | | | 1000 | MHz | |
| P = 8 DM (8/9) | | | 2400 | MHz | |
| P = 16 DM (16/17) | | | 3000 | MHz | |
| P = 32 DM (32/33) | | | 3000 | MHz | |
| Prescaler Output Frequency | | | 300 | MHz | A, B counter input frequency (prescaler input frequency divided by P) |
| PLL N DIVIDER DELAY | | | | | Register 0x019[2:0]; see Table 48 |
| 000 | | Off | | | |
| 001 | | 410 | | ps | |
| 010 | | 530 | | ps | |
| 011 | | 650 | | ps | |
| 100 | | 770 | | ps | |
| 101 | | 890 | | ps | |
| 110 | | 1010 | | ps | |
| 111 | | 1130 | | ps | |
| PLL R DIVIDER DELAY | | | | | Register 0x019[5:3]; see Table 48 |
| 000 | | Off | | | |
| 001 | | 370 | | ps | |
| 010 | | 490 | | ps | |
| 011 | | 610 | | ps | |
| 100 | | 730 | | ps | |
| 101 | | 850 | | ps | |
| 110 | | 970 | | ps | |
| 111 | | 1090 | | ps | |
| PHASE OFFSET IN ZERO DELAY | | | | · | REF refers to REFIN (REF1)/REFIN (REF2) |
| Phase Offset (REF-to-LVPECL Clock Output Pins) in Internal Zero Delay Mode | 560 | 1060 | 1310 | ps | When N delay and R delay are bypassed |
| Phase Offset (REF-to-LVPECL Clock Output Pins) in Internal Zero Delay Mode | -320 | +50 | +240 | ps | When N delay = Setting 110 and R delay is bypassed |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|-----|------|-----|--------|---|
| NOISE CHARACTERISTICS | | · | | | |
| In-Band Phase Noise of the Charge Pump/ Phase Frequency Detector (In-Band Means Within the LBW of the PLL) | | | | | The PLL in-band phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log(N) (where N is the value of the N divider) |
| @ 500 kHz PFD Frequency | | -165 | | dBc/Hz | |
| @ 1 MHz PFD Frequency | | -162 | | dBc/Hz | |
| @ 10 MHz PFD Frequency | | -152 | | dBc/Hz | |
| @ 50 MHz PFD Frequency | | -144 | | dBc/Hz | |
| PLL Figure of Merit (FOM) | | -222 | | dBc/Hz | Reference slew rate > 0.5 V/ns; FOM + 10 log(f_{PFD}) is an approximation of the PFD/CP in-band phase noise (in the flat region) inside the PLL loop bandwidth; when running closed-loop, the phase noise, as observed at the VCO output, is increased by 20 log(N); PLL figure of merit decreases with decreasing slew rate; see Figure 11 |
| PLL DIGITAL LOCK DETECT WINDOW ² | | | | | Signal available at the LD, STATUS, and REFMON pins when selected by appropriate register settings; lock detect window settings can be varied by changing the CPRSET resistor |
| Lock Threshold (Coincidence of Edges) | | | | | Selected by 0x017[1:0] and 0x018[4] (this is the threshold to go from unlock to lock) |
| Low Range (ABP 1.3 ns, 2.9 ns) | | 3.5 | | ns | 0x017[1:0] = 00b, 01b,11b; 0x018[4] = 1b |
| High Range (ABP 1.3 ns, 2.9 ns) | | 7.5 | | ns | 0x017[1:0] = 00b, 01b, 11b; 0x018[4] = 0b |
| High Range (ABP 6.0 ns) | | 3.5 | | ns | 0x017[1:0] = 10b; 0x018[4] = 0b |
| Unlock Threshold (Hysteresis) ² | | | | | Selected by 0x017[1:0] and 0x018[4] (this is the threshold to go from lock to unlock) |
| Low Range (ABP 1.3 ns, 2.9 ns) | | 7 | | ns | 0x017[1:0] = 00b, 01b, 11b; 0x018[4] = 1b |
| High Range (ABP 1.3 ns, 2.9 ns) | | 15 | | ns | 0x017[1:0] = 00b, 01b, 11b; 0x018[4] = 0b |
| High Range (ABP 6.0 ns) | | 11 | | ns | 0x017[1:0] = 10b; 0x018[4] = 0b |

¹ The REFIN and REFIN self-bias points are offset slightly to avoid chatter on an open input condition. ² For reliable operation of the digital lock detect, the period of the PFD frequency must be greater than the unlock-after-lock time.

CLOCK INPUTS

Table 3.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----------------------|------|-----|--------|--|
| CLOCK INPUTS (CLK, CLK) | | | | | Differential input |
| Input Frequency | 0 ¹ | | 2.4 | GHz | High frequency distribution (VCO divider) |
| | 01 | | 1.6 | GHz | Distribution only (VCO divider bypassed); this is the frequency range supported by the channel divider |
| Input Sensitivity, Differential | | 150 | | mV p-p | Measured at 2.4 GHz; jitter performance is improved with slew rates > 1 V/ns |
| Input Level, Differential | | | 2 | V р-р | Larger voltage swings can turn on the protection diodes and can degrade jitter performance |
| Input Common-Mode Voltage, V_{CM} | 1.3 | 1.57 | 1.8 | V | Self-biased; enables ac coupling |
| Input Common-Mode Range, V _{CMR} | 1.3 | | 1.8 | V | With 200 mV p-p signal applied; dc-coupled |
| Input Sensitivity, Single-Ended | | 150 | | mV p-p | CLK ac-coupled; CLK ac-bypassed to RF ground |
| Input Resistance | 3.9 | 4.7 | 5.7 | kΩ | Self-biased |
| Input Capacitance | | 2 | | рF | |

 $^{\rm 1}$ Below about 1 MHz, the input should be dc-coupled. Care should be taken to match V_{CM}

CLOCK OUTPUTS

Table 4.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|---------------|---------------|---------------|------|---|
| LVPECL CLOCK OUTPUTS OUT0, OUT1, OUT2, OUT3, OUT4, OUT5, OUT6, OUT7, | | | | | Termination = 50 Ω to VS_DRV – 2 V Differential (OUT, \overline{OUT}) |
| OUT8, OUT9, OUT10, OUT11 | 2.400 | | | | |
| Output Frequency, Maximum | 2400 | | | MHz | Using direct to output; see Figure 17 (higher frequencies are possible, but amplitude will not meet the V _{oD} specification); the maximum output frequency is limited by the maximum frequency at the CLK inputs |
| Output High Voltage, V _{он} | VS_DRV – 1.07 | VS_DRV – 0.96 | VS_DRV – 0.84 | V | |
| Output Low Voltage, Vol | VS_DRV – 1.95 | VS_DRV – 1.79 | VS_DRV – 1.64 | V | |
| Output Differential Voltage, V_{OD} | 660 | 820 | 950 | mV | |
| CMOS CLOCK OUTPUTS | | | | | |
| OUT0A, OUT0B, OUT1A, OUT1B, OUT2A, OUT2B, OUT3A, OUT3B, OUT4A, OUT4B, OUT5A, OUT5B, OUT6A, OUT6B, OUT7A, OUT7B, OUT8A, OUT8B, OUT9A, OUT9B, OUT10A, OUT10B, OUT11A, OUT11B | | | | | Single-ended; termination = 10 pF |
| Output Frequency | | | 250 | MHz | See Figure 18 |
| Output Voltage High, V _{он} | VS – 0.1 | | | V | @ 1 mA load, VS_DRV = 3.3 V/2.5 V |
| Output Voltage Low, Vol | | | 0.1 | V | @ 1 mA load, VS_DRV = 3.3 V/2.5 V |
| Output Voltage High, V _{OH} | 2.7 | | | V | @ 10 mA load, VS_DRV = 3.3 V |
| Output Voltage Low, Vol | | | 0.5 | V | @ 10 mA load, VS_DRV = 3.3 V |
| Output Voltage High, V _{OH} | 1.8 | | | V | @ 10 mA load, VS_DRV = 2.5 V |
| Output Voltage Low, Vol | | | 0.6 | V | @ 10 mA load, VS_DRV = 2.5 V |


TIMING CHARACTERISTICS

Table 5.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|------|------|------|-------|--|
| LVPECL OUTPUT RISE/FALL TIMES | | | | | Termination = 50Ω to VS_DRV – 2 V |
| Output Rise Time, t _{RP} | | 130 | 170 | ps | 20% to 80%, measured differentially (rise/fall times are independent of VS and are valid for VS_DRV = 3.3 V and 2.5 V) |
| Output Fall Time, t _{FP} | | 130 | 170 | ps | 80% to 20%, measured differentially (rise/fall times are independent of VS and are valid for VS_DRV = 3.3 V and 2.5 V) |
| PROPAGATION DELAY, tPECL, CLK-TO-LVPECL OUTPUT | | | | | |
| For All Divide Values | 850 | 1050 | 1280 | ps | High frequency clock distribution configuration |
| | 800 | 970 | 1180 | ps | Clock distribution configuration |
| Variation with Temperature | | 1.0 | | ps/°C | |
| OUTPUT SKEW, LVPECL OUTPUTS ¹ | | | | | Termination = 50Ω to VS_DRV – $2 V$ |
| LVPECL Outputs That Share the Same Divider | | 5 | 16 | ps | VS_DRV = 3.3 V |
| | | 5 | 20 | ps | VS_DRV = 2.5 V |
| LVPECL Outputs on Different Dividers | | 5 | 45 | ps | VS_DRV = 3.3 V |
| | | 5 | 60 | ps | VS_DRV = 2.5 V |
| All LVPECL Outputs Across Multiple Parts | | | 190 | ps | VS_DRV = 3.3 V and 2.5 V |
| CMOS OUTPUT RISE/FALL TIMES | | | | | Termination = open |
| Output Rise Time, t _{RC} | | 750 | 960 | ps | 20% to 80%; $C_{LOAD} = 10 \text{ pF}$; $VS_DRV = 3.3 \text{ V}$ |
| Output Fall Time, t _{FC} | | 715 | 890 | ps | 80% to 20%; $C_{LOAD} = 10 \text{ pF}$; $VS_DRV = 3.3 \text{ V}$ |
| Output Rise Time, t _{RC} | | 965 | 1280 | ps | 20% to 80%; $C_{LOAD} = 10 \text{ pF}$; $VS_DRV = 2.5 \text{ V}$ |
| Output Fall Time, t _{FC} | | 890 | 1100 | ps | 80% to 20%; $C_{LOAD} = 10 \text{ pF}$; $VS_DRV = 2.5 \text{ V}$ |
| PROPAGATION DELAY, t _{CMOS} , CLK-TO-CMOS OUTPUT | | | | | Clock distribution configuration |
| For All Divide Values | 2.1 | 2.75 | 3.55 | ns | VS_DRV = 3.3 V |
| | | 3.35 | | ns | VS_DRV = 2.5 V |
| Variation with Temperature | | 2 | | ps/°C | VS_DRV = 3.3 V and 2.5 V |
| OUTPUT SKEW, CMOS OUTPUTS ¹ | | | | | |
| CMOS Outputs That Share the Same Divider | | 7 | 85 | ps | VS_DRV = 3.3 V |
| | | 10 | 105 | ps | VS_DRV = 2.5 V |
| All CMOS Outputs on Different Dividers | | 10 | 240 | ps | VS_DRV = 3.3 V |
| | | 10 | 285 | ps | $VS_DRV = 2.5 V$ |
| All CMOS Outputs Across Multiple Parts | | | 600 | ps | VS_DRV = 3.3 V |
| | | | 620 | ps | $VS_DRV = 2.5 V$ |
| OUTPUT SKEW, LVPECL-TO-CMOS OUTPUT ¹ | 1 | | | | All settings identical; different logic type |
| Outputs That Share the Same Divider | 1.18 | 1.76 | 2.48 | ns | LVPECL to CMOS on same part |
| Outputs That Are on Different Dividers | 1.20 | 1.78 | 2.50 | ns | LVPECL to CMOS on same part |

¹ The output skew is the difference between any two similar delay paths while operating at the same voltage and temperature.

Timing Diagrams






Figure 3. LVPECL Timing, Differential

CLOCK OUTPUT ADDITIVE PHASE NOISE (DISTRIBUTION ONLY; VCO DIVIDER NOT USED)

| Table 6. |
|----------|
|----------|

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|------------------------------------|-----|------|-----|--------|---|
| CLK-TO-LVPECL ADDITIVE PHASE NOISE | | | | | Distribution section only; does not include the PLL |
| CLK = 1 GHz, Output = 1 GHz | | | | | Input slew rate > 1 V/ns |
| Divider = 1 | | | | | |
| @ 10 Hz Offset | | -107 | | dBc/Hz | |
| @ 100 Hz Offset | | -117 | | dBc/Hz | |
| @ 1 kHz Offset | | -127 | | dBc/Hz | |
| @ 10 kHz Offset | | -135 | | dBc/Hz | |
| @ 100 kHz Offset | | -142 | | dBc/Hz | |
| @ 1 MHz Offset | | -145 | | dBc/Hz | |
| @ 10 MHz Offset | | -147 | | dBc/Hz | |
| @ 100 MHz Offset | | -150 | | dBc/Hz | |
| CLK = 1 GHz, Output = 200 MHz | | | | | Input slew rate > 1 V/ns |
| Divider = 5 | | | | | |
| @ 10 Hz Offset | | -122 | | dBc/Hz | |
| @ 100 Hz Offset | | -132 | | dBc/Hz | |
| @ 1 kHz Offset | | -143 | | dBc/Hz | |
| @ 10 kHz Offset | | -150 | | dBc/Hz | |
| @ 100 kHz Offset | | -156 | | dBc/Hz | |
| @ 1 MHz Offset | | -157 | | dBc/Hz | |
| >10 MHz Offset | | -157 | | dBc/Hz | |
| CLK-TO-CMOS ADDITIVE PHASE NOISE | | | | | Distribution section only; does not include the PLL |
| CLK = 1 GHz, Output = 250 MHz | | | | | Input slew rate > 1 V/ns |
| Divider = 4 | | | | | |
| @ 10 Hz Offset | | -107 | | dBc/Hz | |
| @ 100 Hz Offset | | -119 | | dBc/Hz | |
| @ 1 kHz Offset | | -125 | | dBc/Hz | |
| @ 10 kHz Offset | | -134 | | dBc/Hz | |
| @ 100 kHz Offset | | -144 | | dBc/Hz | |
| @ 1 MHz Offset | | -148 | | dBc/Hz | |
| >10 MHz Offset | | -154 | | dBc/Hz | |
| CLK = 1 GHz, Output = 50 MHz | | | | | Input slew rate > 1 V/ns |
| Divider = 20 | | | | | |
| @ 10 Hz Offset | | -126 | | dBc/Hz | |
| @ 100 Hz Offset | | -133 | | dBc/Hz | |
| @ 1 kHz Offset | | -140 | | dBc/Hz | |
| @ 10 kHz Offset | | -148 | | dBc/Hz | |
| @ 100 kHz Offset | | -157 | | dBc/Hz | |
| @ 1 MHz Offset | | -160 | | dBc/Hz | |
| >10 MHz Offset | | -163 | | dBc/Hz | |

CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING EXTERNAL VCXO)

| Table | 7. |
|--------|-----|
| 1 4010 | · • |

| Parameter | Min | Тур | Мах | Unit | Test Conditions/Comments |
|---------------------------------------|-----|-----|-----|--------|---|
| LVPECL OUTPUT ABSOLUTE TIME JITTER | | | | | Application example based on a typical setup using an external 245.76 MHz VCXO (Toyocom TCO-2112); reference = 15.36 MHz; R DIV = 1 |
| LVPECL = 245.76 MHz; PLL LBW = 125 Hz | | 54 | | fs rms | Integration BW = 200 kHz to 5 MHz |
| | | 77 | | fs rms | Integration BW = 200 kHz to 10 MHz |
| | | 109 | | fs rms | Integration BW = 12 kHz to 20 MHz |
| LVPECL = 122.88 MHz; PLL LBW = 125 Hz | | 79 | | fs rms | Integration BW = 200 kHz to 5 MHz |
| | | 114 | | fs rms | Integration BW = 200 kHz to 10 MHz |
| | | 163 | | fs rms | Integration BW = 12 kHz to 20 MHz |
| LVPECL = 61.44 MHz; PLL LBW = 125 Hz | | 124 | | fs rms | Integration BW = 200 kHz to 5 MHz |
| | | 176 | | fs rms | Integration BW = 200 kHz to 10 MHz |
| | | 259 | | fs rms | Integration BW = 12 kHz to 20 MHz |

CLOCK OUTPUT ADDITIVE TIME JITTER (VCO DIVIDER NOT USED)

| Parameter | Min | Тур | Мах | Unit | Test Conditions/Comments |
|------------------------------------|-----|-----|-----|--------|---|
| LVPECL OUTPUT ADDITIVE TIME JITTER | | | | | Distribution section only; does not include the PLL; measured at rising edge of clock signal |
| CLK = 622.08 MHz | | 46 | | fs rms | Integration bandwidth = 12 kHz to 20 MHz |
| Any LVPECL Output = 622.08 MHz | | | | | |
| Divide Ratio = 1 | | | | | |
| CLK = 622.08 MHz | | 64 | | fs rms | Integration bandwidth = 12 kHz to 20 MHz |
| Any LVPECL Output = 155.52 MHz | | | | | |
| Divide Ratio = 4 | | | | | |
| CLK = 1000 MHz | | 223 | | fs rms | Calculated from SNR of ADC method |
| Any LVPECL Output = 100 MHz | | | | | Broadband jitter |
| Divide Ratio = 10 | | | | | |
| CLK = 500 MHz | | 209 | | fs rms | Calculated from SNR of ADC method |
| Any LVPECL Output = 100 MHz | | | | | Broadband jitter |
| Divide Ratio = 5 | | | | | |
| CMOS OUTPUT ADDITIVE TIME JITTER | | | | | Distribution section only; does not include the PLL |
| CLK = 200 MHz | | 325 | | fs rms | Calculated from SNR of ADC method |
| Any CMOS Output Pair = 100 MHz | | | | | Broadband jitter |
| Divide Ratio = 2 | | | | | |

CLOCK OUTPUT ADDITIVE TIME JITTER (VCO DIVIDER USED)

Table 9.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----|-----|-----|--------|--|
| LVPECL OUTPUT ADDITIVE TIME JITTER | | | | | Distribution section only; does not include PLL and VCO; uses rising edge of clock signal |
| CLK = 1.0 GHz; VCO DIV = 5; LVPECL = 100 MHz; Channel Divider = 2; Duty-Cycle Correction = Off | | 230 | | fs rms | Calculated from SNR of ADC method (broadband jitter) |
| CLK = 500 MHz; VCO DIV = 5; LVPECL = 100 MHz; Bypass Channel Divider; Duty-Cycle Correction = On | | 215 | | fs rms | Calculated from SNR of ADC method (broadband jitter) |
| CMOS OUTPUT ADDITIVE TIME JITTER | | | | | Distribution section only; does not include PLL; uses rising edge of clock signal |
| CLK = 200 MHz; VCO DIV = 2; CMOS = 100 MHz; Bypass Channel Divider; Duty-Cycle Correction = Off | | 326 | | fs rms | Calculated from SNR of ADC method (broadband jitter) |
| CLK = 1600 MHz; VCO DIV = 2; CMOS = 100 MHz; Channel Divider = 8; Duty-Cycle Correction = Off | | 362 | | fs rms | Calculated from SNR of ADC method (broadband jitter) |

SERIAL CONTROL PORT—SPI MODE

Table 10.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----|------|-----|------|---|
| CS (INPUT) | | | | | CS has an internal 30 kΩ pull-up resistor |
| Input Logic 1 Voltage | 2.0 | | | v | |
| Input Logic 0 Voltage | | | 0.8 | v | |
| Input Logic 1 Current | | | 3 | μA | |
| Input Logic 0 Current | | -110 | | μΑ | The minus sign indicates that current is flowing out of the AD9520, which is due to the internal pull-up resistor |
| Input Capacitance | | 2 | | рF | |
| SCLK (INPUT) IN SPI MODE | | | | | SCLK has an internal 30 k Ω pull-down resistor in SPI mode, but not in I²C mode |
| Input Logic 1 Voltage | 2.0 | | | v | |
| Input Logic 0 Voltage | | | 0.8 | v | |
| Input Logic 1 Current | | 110 | | μA | |
| Input Logic 0 Current | | | 1 | μA | |
| Input Capacitance | | 2 | | рF | |
| SDIO (WHEN AN INPUT IN BIDIRECTIONAL MODE) | | | | | |
| Input Logic 1 Voltage | 2.0 | | | V | |
| Input Logic 0 Voltage | | | 0.8 | V | |
| Input Logic 1 Current | | 1 | | μΑ | |
| Input Logic 0 Current | | 1 | | μΑ | |
| Input Capacitance | | 2 | | рF | |
| SDIO, SDO (OUTPUTS) | | | | | |
| Output Logic 1 Voltage | 2.7 | | | V | |
| Output Logic 0 Voltage | | | 0.4 | V | |
| TIMING | | | | | |
| Clock Rate (SCLK, 1/t _{SCLK}) | | | 25 | MHz | |
| Pulse Width High, t _{HIGH} | 16 | | | ns | |
| Pulse Width Low, t _{LOW} | 16 | | | ns | |
| SDIO to SCLK Setup, t _{DS} | 4 | | | ns | |
| SCLK to SDIO Hold, t _{DH} | 0 | | | ns | |
| SCLK to Valid SDIO and SDO, $t_{\mbox{\scriptsize DV}}$ | | | 11 | ns | |
| $\overline{\text{CS}}$ to SCLK Setup and Hold, ts, tc | 2 | | | ns | |
| CS Minimum Pulse Width High, tPWH | 3 | | | ns | |

SERIAL CONTROL PORT—I²C MODE

| Table 11. |
|-----------|
| |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|-------------------|-----|-----------------|------|---|
| SDA, SCL (WHEN INPUTTING DATA) | | | | | |
| Input Logic 1 Voltage | $0.7 \times VS$ | | | V | |
| Input Logic 0 Voltage | | | $0.3 \times VS$ | V | |
| Input Current with an Input Voltage Between 0.1 × VS and 0.9 × VS | -10 | | +10 | μΑ | |
| Hysteresis of Schmitt Trigger Inputs | $0.015 \times VS$ | | | V | |
| Pulse Width of Spikes That Must Be Suppressed by the Input Filter, tspike | | | 50 | ns | |
| SDA (WHEN OUTPUTTING DATA) | | | | | |
| Output Logic 0 Voltage at 3 mA Sink Current | | | 0.4 | V | |
| Output Fall Time from VIH _{MIN} to VIL _{MAX} with a Bus Capacitance from 10 pF to 400 pF | $20 + 0.1 C_{b}$ | | 250 | ns | $C_b =$ capacitance of one bus line in pF |
| TIMING | | | | | Note that all I ² C timing values referred to VIH _{MIN} (0.3 × VS) and VIL _{MAX} levels (0.7 × VS) |
| Clock Rate (SCL, f _{12C}) | | | 400 | kHz | |
| Bus Free Time Between a Stop and Start Condition, $t_{\mbox{\scriptsize IDLE}}$ | 1.3 | | | μs | |
| Setup Time for a Repeated Start Condition, tset; STR | 0.6 | | | μs | |
| Hold Time (Repeated) Start Condition (After This Period, the First Clock Pulse Is Generated), t _{HLD; STR} | 0.6 | | | μs | |
| Setup Time for Stop Condition, tSET; STP | 0.6 | | | μs | |
| Low Period of the SCL Clock, tLow | 1.3 | | | μs | |
| High Period of the SCL Clock, thigh | 0.6 | | | μs | |
| SCL, SDA Rise Time, t _{RISE} | $20 + 0.1 C_{b}$ | | 300 | ns | |
| SCL, SDA Fall Time, t _{FALL} | $20 + 0.1 C_{b}$ | | 300 | ns | |
| Data Setup Time, tset; dat | 120 | | | ns | This is a minor deviation from the original I ² C specification of 100 ns minimum |
| Data Hold Time, t _{HLD; DAT} | 140 | | 880 | ns | This is a minor deviation from the original I ² C specification of 0 ns minimum ¹ |
| Capacitive Load for Each Bus Line, C₅ | | | 400 | рF | |

¹ According to the original I²C specification, an I²C master must also provide a minimum hold time of 300 ns for the SDA signal to bridge the undefined region of the SCL falling edge.

$\overline{\text{PD}}, \overline{\text{SYNC}}, \text{AND}\,\overline{\text{RESET}}\,\text{PINS}$

Table 12.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----|------|-----|------|---|
| INPUT CHARACTERISTICS | | | | | Each of these pins has a 30 k Ω internal pull-up resistor |
| Logic 1 Voltage | 2.0 | | | V | |
| Logic 0 Voltage | | | 0.8 | V | |
| Logic 1 Current | | | 1 | μΑ | |
| Logic 0 Current | | -110 | | μΑ | The minus sign indicates that current is flowing out of the AD9520, which is due to the internal pull-up resistor |
| Capacitance | | 2 | | рF | |
| RESET TIMING | | | | | |
| Pulse Width Low | 50 | | | ns | |
| RESET Inactive to Start of Register Programming | 100 | | | ns | |
| SYNC TIMING | | | | | |
| Pulse Width Low | 1.3 | | | ns | High speed clock is CLK input signal |

SERIAL PORT SETUP PINS: SP1, SP0

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---------------|-----------------|-----|------------------|------|--|
| SP1, SP0 | | | | | These pins do not have internal pull-up/pull-down resistors |
| Logic Level 0 | | | $0.25 \times VS$ | V | VS is the voltage on the VS pin |
| Logic Level ½ | $0.4 \times VS$ | | $0.65 \times VS$ | V | User can float these pins to obtain Logic Level ½; if floating this pin, user should connect a capacitor to ground |
| Logic Level 1 | $0.8 \times VS$ | | | V | |

LD, STATUS, AND REFMON PINS

Table 14.

| Parameter | Min | Тур | Мах | Unit | Test Conditions/Comments |
|--|------|-----|-----|------|---|
| OUTPUT CHARACTERISTICS | | | | | When selected as a digital output (CMOS); there are other modes in which these pins are not CMOS digital outputs; see Table 48, 0x017, 0x01A, and 0x01B |
| Output Voltage High, Vон | 2.7 | | | ٧ | |
| Output Voltage Low, Vol | | | 0.4 | V | |
| MAXIMUM TOGGLE RATE | | 100 | | MHz | Applies when mux is set to any divider or counter output or PFD up/down pulse; also applies in analog lock detect mode; usually debug mode only; beware that spurs can couple to output when any of these pins is toggling |
| ANALOG LOCK DETECT | | | | | |
| Capacitance | | 3 | | pF | On-chip capacitance; used to calculate RC time constant for analog lock detect readback; use a pull-up resistor |
| REF1, REF2, AND CLK FREQUENCY STATUS MONITOR | | | | | |
| Normal Range | 1.02 | | | MHz | Frequency above which the monitor indicates the presence of the reference |
| Extended Range | 8 | | | kHz | Frequency above which the monitor indicates the presence of the reference |
| LD PIN COMPARATOR | | | | | |
| Trip Point | | 1.6 | | ٧ | |
| Hysteresis | | 260 | | mV | |

POWER DISSIPATION

Table 15.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----|------|------|------|--|
| POWER DISSIPATION, CHIP | | | | | Does not include power dissipated in external resistors; all LVPECL outputs terminated with 50 Ω to V _{CC} – 2 V; all CMOS outputs have 10 pF capacitive loading; VS_DRV = 3.3 V |
| Power-On Default | | 1.32 | 1.5 | W | No clock; no programming; default register values |
| Distribution Only Mode; VCO Divider On; One LVPECL Output Enabled | | 0.39 | 0.46 | W | f_{CLK} = 2.4 GHz; f_{OUT} = 200 MHz; VCO divider = 2; one LVPECL output and output divider enabled; zero delay off |
| Distribution Only Mode; VCO Divider Off; One LVPECL Output Enabled | | 0.36 | 0.42 | W | $f_{CLK} = 2.4 \text{ GHz}$; $f_{OUT} = 200 \text{ MHz}$; VCO divider bypassed; one LVPECL output and output divider enabled; zero delay off |
| Maximum Power, Full Operation | | 1.4 | 1.7 | W | PLL on; VCO divider = 2; all channel dividers on; 12 LVPECL outputs @ 125 MHz; zero delay on |
| PD Power-Down | | 60 | 80 | mW | PD pin pulled low; does not include power dissipated in termination resistors |
| PD Power-Down, Maximum Sleep | | 24 | 33 | mW | PDpin pulled low; PLL power-down, 0x010[1:0] = 01b;power-down SYNC, 0x230[2] = 1b; power-down distributionreference, 0x230[1] = 1b |
| VCP Supply | | 4 | 4.8 | mW | PLL operating; typical closed-loop configuration |
| POWER DELTAS, INDIVIDUAL FUNCTIONS | | | | | Power delta when a function is enabled/disabled |
| VCO Divider On/Off | | 32 | 40 | mW | VCO divider not used |
| REFIN (Differential) Off | | 25 | 30 | mW | Delta between reference input off and differential reference input mode |
| REF1, REF2 (Single-Ended) On/Off | | 15 | 20 | mW | Delta between reference inputs off and one singled-ended reference enabled; double this number if both REF1 and REF2 are powered up |
| PLL Dividers and Phase Detector On/Off | | 51 | 63 | mW | PLL off to PLL on, normal operation; no reference enabled |
| LVPECL Channel | | 121 | 144 | mW | No LVPECL output on to one LVPECL output on; channel divider set to 1 |
| LVPECL Driver | | 51 | 73 | mW | Second LVPECL output turned on, same channel |
| CMOS Channel | | 145 | 180 | mW | No CMOS output on to one CMOS output on; channel divider set to 1; $f_{OUT} = 62.5$ MHz and 10 pF of capacitive loading |
| CMOS Driver On/Off | | 11 | 24 | mW | Additional CMOS outputs within the same channel turned on |
| Channel Divider Enabled | | 40 | 57 | mW | Delta between divider bypassed (divide-by-1) and divide-by-2 to divide-by-32 |
| Zero Delay Block On/Off | | 30 | 34 | mW | |

ABSOLUTE MAXIMUM RATINGS

Table 16.

| | With | |
|---|------------|----------------------|
| Parameter or Pin | Respect to | Rating |
| VS | GND | –0.3 V to +3.6 V |
| VCP, CP | GND | –0.3 V to +5.8 V |
| VS_DRV | GND | –0.3 V to +3.6 V |
| REFIN, REFIN | GND | -0.3 V to VS + 0.3 V |
| RSET | GND | –0.3 V to VS + 0.3 V |
| CPRSET | GND | –0.3 V to VS + 0.3 V |
| CLK, CLK | GND | –0.3 V to VS + 0.3 V |
| CLK | CLK | –1.2 V to +1.2 V |
| SCLK/SCL, SDIO/SDA, SDO, CS | GND | –0.3 V to VS + 0.3 V |
| OUTO, OUTO, OUT1, OUT1, | GND | –0.3 V to VS + 0.3 V |
| OUT2, OUT2, OUT3, OUT3, | | |
| $OUT4, \overline{OUT4}, OUT5, \overline{OUT5},$ | | |
| OUT6, <u>OUT6</u> , OUT7, <u>OUT7</u> , | | |
| OUT8, <u>OUT8,</u> OUT9, <u>OUT9</u> , | | |
| OUT10, OUT10, OUT11, | | |
| OUT11 | | |
| SYNC, RESET, PD | GND | –0.3 V to VS + 0.3 V |
| REFMON, STATUS, LD | GND | –0.3 V to VS + 0.3 V |
| SP0, SP1, EEPROM | GND | –0.3 V to VS + 0.3 V |
| Junction Temperature ¹ | | 150°C |
| Storage Temperature Range | | –65°C to +150°C |
| Lead Temperature (10 sec) | | 300°C |
| | • | 1 |

 $^{\scriptscriptstyle 1}$ See Table 17 for θ_{JA}

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Thermal impedance measurements were taken on a JEDEC JESD51-5 2S2P test board in still air in accordance with JEDEC JESD51-2. See the Thermal Performance section for more details.

Table 17.


| Package Type | θ _{JA} | Unit |
|-------------------------|-----------------|------|
| 64-Lead LFCSP (CP-64-4) | 22 | °C/W |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



| Pin No. | Input/ Output | Pin Type | Mnemonic | Description |
|--|------------------|-----------------------------|----------|--|
| 1, 11, 12, 32, 40, 41,49, 57, 60, 61 | I | Power | VS | 3.3 V Power Pins. |
| 2 | 0 | 3.3 V CMOS | REFMON | Reference Monitor (Output). This pin has multiple selectable outputs. |
| 3 | 0 | 3.3 V CMOS | LD | Lock Detect (Output). This pin has multiple selectable outputs. |
| 4 | I | Power | VCP | Power Supply for Charge Pump (CP); VS < VCP < 5.0 V. VCP must still be connected to 3.3 V if the PLL is not used. |
| 5 | 0 | Loop filter | СР | Charge Pump (Output). This pin connects to an external loop filter. This pin can be left unconnected if the PLL is not used. |
| 6 | 0 | 3.3 V CMOS | STATUS | Programmable Status Output. |
| 7 | I | 3.3 V CMOS | REF_SEL | Reference Select. It selects REF1 (low) or REF2 (high). This pin has an internal 30 k Ω pull-down resistor. |
| 8 | I | 3.3 V CMOS | SYNC | Manual Synchronization and Manual Holdover. This pin initiates a manual synchronization and is used for manual holdover. Active low. This pin has an internal 30 k Ω pull-up resistor. |
| 9, 10 | | | NC | No Connect. These pins can be left floating. |
| 13 | I | Differential clock input | CLK | Along with CLK, this pin is the differential input for the clock distribution section. |
| 14 | I | Differential clock input | CLK | Along with CLK, this pin is the differential input for the clock distribution section. If a single-ended input is connected to the CLK pin, connect a 0.1 μ F bypass capacitor from CLK to ground. |

Table 18. Pin Function Descriptions

| Pin No. | Input/ Output | Pin Type | Mnemonic | Description |
|-------------------|------------------|----------------------|----------------|--|
| 15 | I | 3.3 V CMOS | CS | Serial Control Port Chip Select; Active Low. This pin has an internal 30 k Ω pull-up resistor. |
| 16 | 1 | 3.3 V CMOS | SCLK/SCL | Serial Control Port Clock Signal. This pin has an internal 30 k Ω pull-down resiston in SPI mode but is high impedance in I ² C mode. |
| 17 | I/O | 3.3 V CMOS | SDIO/SDA | Serial Control Port Bidirectional Serial Data In/Out. |
| 18 | 0 | 3.3 V CMOS | SDO | Serial Control Port Unidirectional Serial Data Out. |
| 19, 59 | 1 | GND | GND | Ground Pins. |
| 20 | I | Three-level logic | SP1 | Select SPI or I ² C as the serial interface port and select the I ² C slave address in I ² C mode. Three-level logic. This pin is internally biased for the open logic level. |
| 21 | I | Three-level logic | SPO | Select SPI or I ² C as the serial interface port and select the I ² C slave address in I ² C mode. Three-level logic. This pin is internally biased for the open logic level. |
| 22 | I | 3.3 V CMOS | EEPROM | Setting this pin high selects the register values stored in the internal EEPROM to be loaded at reset and/or power-up. Setting this pin low causes the AD9520 to load the hard-coded default register values at power-up/reset. This pin has an internal 30 k Ω pull-down resistor. |
| 23 | 1 | 3.3 V CMOS | RESET | Chip Reset, Active Low. This pin has an internal 30 k Ω pull-up resistor. |
| 24 | 1 | 3.3 V CMOS | PD | Chip Power-Down, Active Low. This pin has an internal 30 k Ω pull-up resistor. |
| 25 | 0 | LVPECL or CMOS | OUT9 (OUT9A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 26 | 0 | LVPECL or CMOS | OUT9 (OUT9B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 27, 35, 46, 54 | I | Power | VS_DRV | Output Driver Power Supply Pins. As a group, these pins can be set to either 2.5 V or 3.3 V. All four pins must be set to the same voltage. |
| 28 | 0 | LVPECL or CMOS | OUT10 (OUT10A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 29 | 0 | LVPECL or CMOS | OUT10 (OUT10B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 30 | 0 | LVPECL or CMOS | OUT11 (OUT11A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 31 | 0 | LVPECL or CMOS | OUT11 (OUT11B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 33 | 0 | LVPECL or CMOS | OUT6 (OUT6A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 34 | 0 | LVPECL or CMOS | OUT6 (OUT6B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 36 | 0 | LVPECL or CMOS | OUT7 (OUT7A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 37 | 0 | LVPECL or CMOS | OUT7 (OUT7B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 38 | 0 | LVPECL or CMOS | OUT8 (OUT8A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 39 | 0 | LVPECL or CMOS | OUT8 (OUT8B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 42 | 0 | LVPECL or CMOS | OUT5 (OUT5B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 43 | 0 | LVPECL or CMOS | OUT5 (OUT5A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 44 | 0 | LVPECL or CMOS | OUT4 (OUT4B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 45 | 0 | LVPECL or CMOS | OUT4 (OUT4A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |

| | Input/ | Pin | | |
|---------|--------|----------------------|--------------|---|
| Pin No. | Output | Туре | Mnemonic | Description |
| 47 | 0 | LVPECL or CMOS | OUT3 (OUT3B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 48 | 0 | LVPECL or CMOS | OUT3 (OUT3A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 50 | 0 | LVPECL or CMOS | OUT2 (OUT2B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 51 | 0 | LVPECL or CMOS | OUT2 (OUT2A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 52 | 0 | LVPECL or CMOS | OUT1 (OUT1B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 53 | 0 | LVPECL or CMOS | OUT1 (OUT1A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 55 | 0 | LVPECL or CMOS | OUTO (OUTOB) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 56 | 0 | LVPECL or CMOS | OUT0 (OUT0A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 58 | 0 | Current set resistor | RSET | Clock Distribution Current Set Resistor. Connect a 4.12 $k\Omega$ resistor from this pin to GND. |
| 62 | 0 | Current set resistor | CPRSET | Charge Pump Current Set Resistor. Connect a 5.1 k Ω resistor from this pin to GND. This resistor can be omitted if the PLL is not used. |
| 63 | I | Reference input | REFIN (REF2) | Along with REFIN, this is the differential input for the PLL reference. Alternatively, this pin is a single-ended input for REF2. This pin can be left unconnected when the PLL is not used. |
| 64 | I | Reference input | REFIN (REF1) | Along with $\overline{\text{REFIN}}$, this is the differential input for the PLL reference. Alternatively, this pin is a single-ended input for REF1. This pin can be left unconnected when the PLL is not used. |
| EPAD | | GND | GND | The exposed die pad must be connected to GND. |

1

0

0

0.5

1.0

2.0

VOLTAGE ON CP PIN (V) Figure 8. Charge Pump Characteristics @ VCP = 3.3 V


1.5


2.5


3.0

3.5 07239-111


TYPICAL PERFORMANCE CHARACTERISTICS


















Figure 18. CMOS Output Swing vs. Frequency and Capacitive Load












Figure 24. Phase Noise (Absolute), External VCXO (Toyocom TCO-2112) @ 245.76 MHz; PFD = 15.36 MHz; LBW = 250 Hz; LVPECL Output = 245.76 MHz

TERMINOLOGY

Phase Jitter and Phase Noise

An ideal sine wave can be thought of as having a continuous and even progression of phase with time from 0° to 360° for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time. This phenomenon is called phase jitter. Although many causes can contribute to phase jitter, one major cause is random noise, which is characterized statistically as being Gaussian (normal) in distribution.

This phase jitter leads to a spreading out of the energy of the sine wave in the frequency domain, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are dBc/Hz at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in decibels) of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.

It is meaningful to integrate the total power contained within some interval of offset frequencies (for example, 10 kHz to 10 MHz). This is called the integrated phase noise over that frequency offset interval and can be readily related to the time jitter due to the phase noise within that offset frequency interval.

Phase noise has a detrimental effect on the performance of ADCs, DACs, and RF mixers. It lowers the achievable dynamic range of the converters and mixers, although they are affected in somewhat different ways.

Time Jitter

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as time jitter. When observing a sine wave, the time of successive zero crossings varies. In a square wave, the time jitter is a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Because these variations are random in nature, the time jitter is specified in seconds root mean square (rms) or 1 sigma of the Gaussian distribution.

Time jitter that occurs on a sampling clock for a DAC or an ADC decreases the signal-to-noise ratio (SNR) and dynamic range of the converter. A sampling clock with the lowest possible jitter provides the highest performance from a given converter.

Additive Phase Noise

Additive phase noise is the amount of phase noise that is attributable to the device or subsystem being measured. The phase noise of any external oscillators or clock sources is subtracted. This makes it possible to predict the degree to which the device impacts the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contributes its own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise. When there are multiple contributors to phase noise, the total is the square root of the sum of squares of the individual contributors.

Additive Time Jitter

Additive time jitter is the amount of time jitter that is attributable to the device or subsystem being measured. The time jitter of any external oscillators or clock sources is subtracted. This makes it possible to predict the degree to which the device impacts the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contributes its own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.

07239-028




Figure 25.

THEORY OF OPERATION OPERATIONAL CONFIGURATIONS

The AD9520 can be configured in several ways. These configurations must be set up by loading the control registers (see Table 44 to Table 55). Each section or function must be individually programmed by setting the appropriate bits in the corresponding control register or registers. When the desired configuration is programmed, the user can store these values in the on-board EEPROM to allow the part to power up in the desired configuration without user intervention.

Mode 1: Clock Distribution or External VCO < 1600 MHz

When the external clock source to be distributed or the external VCO/VCXO is <1600 MHz, a configuration that bypasses the VCO divider can be used. This is the only difference from Mode 2. Bypassing the VCO divider limits the frequency of the clock source to <1600 MHz (due to the maximum input frequency allowed at the channel dividers).

Configuration and Register Settings

For clock distribution applications where the external clock is <1600 MHz, the register settings shown in Table 19 should be used.

Table 19. Settings for Clock Distribution < 1600 MHz

| Register | Description |
|------------------|---|
| 0x010[1:0] = 01b | PLL asynchronous power-down (PLL off) |
| 0x1E1[0] = 1b | Bypass the VCO divider as the source for the distribution section |
| 0x1E1[1] = 0b | CLK selected as the source |

When using the internal PLL with an external VCO < 1600 MHz, the PLL must be turned on.

Table 20. Settings for Using Internal PLL with External VCO < 1600 MHz

| Register | Description |
|------------------|---|
| 0x1E1[0] = 1b | Bypass the VCO divider as the source for the distribution section |
| 0x010[1:0] = 00b | PLL normal operation (PLL on) along with other appropriate PLL settings in 0x010 to 0x01E |

An external VCO/VCXO requires an external loop filter that must be connected between CP and the tuning pin of the VCO/ VCXO. This loop filter determines the loop bandwidth and stability of the PLL. Make sure to select the proper PFD polarity for the VCO/VCXO being used.

Table 21. Setting the PFD Polarity

| Register | Description |
|---------------|--|
| 0x010[7] = 0b | PFD polarity positive (higher control voltage produces higher frequency) |
| 0x010[7] = 1b | PFD polarity negative (higher control voltage produces lower frequency) |

07239-031




Figure 26. Clock Distribution or External VCO < 1600 MHz (Mode 1)

Mode 2: High Frequency Clock Distribution—CLK or External VCO > 1600 MHz

The AD9520 power-up default configuration has the PLL powered off and the routing of the input set so that the CLK/ CLK input is connected to the distribution section through the VCO divider (divide-by-1/divide-by-2/divide-by-3/divide-by-4/ divide-by-5/divide-by-6). This is a distribution-only mode that allows for an external input up to 2400 MHz (see Table 3). The maximum frequency that can be applied to the channel dividers is 1600 MHz; therefore, higher input frequencies must be divided down before reaching the channel dividers.

When the PLL is enabled, this routing also allows the use of the PLL with an external VCO or VCXO with a frequency <2400 MHz. In this configuration, the external VCO/VCXO feeds directly into the prescaler.

The register settings shown in Table 22 are the default values of these registers at power-up or after a reset operation.

Table 22. Default Register Settings for Clock Distribution Mode

| Register | Description |
|-------------------|---------------------------------------|
| 0x010[1:0] = 01b | PLL asynchronous power-down (PLL off) |
| 0x1E0[2:0] = 000b | Set VCO divider = 2 |
| 0x1E1[0] = 0b | Use the VCO divider |

When using the internal PLL with an external VCO, the PLL must be turned on.

| Register | Description | | | |
|------------------|--|--|--|--|
| 0x010[1:0] = 00b | PLL normal operation (PLL on) | | | |
| 0x010 to 0x01E | PLL settings; select and enable a reference input; set R, N (P, A, B), PFD polarity, and IcP according to the intended loop configuration | | | |

An external VCO requires an external loop filter that must be connected between CP and the tuning pin of the VCO. This loop filter determines the loop bandwidth and stability of the PLL. Make sure to select the proper PFD polarity for the VCO being used.

Table 24. Setting the PFD Polarity

| Register | Description |
|---------------|--|
| 0x010[7] = 0b | PFD polarity positive (higher control voltage produces higher frequency) |
| 0x010[7] = 1b | PFD polarity negative (higher control voltage produces lower frequency) |

07239-029




Figure 27. High Frequency Clock Distribution or External VCO > 1600 MHz (Mode 2)






Figure 28. PLL Functional Block Diagram

The AD9520 includes on-chip PLL blocks that can be used with an external VCO or VCXO to create a complete phase-locked loop. The PLL requires an external loop filter, which usually consists of a small number of capacitors and resistors. The configuration and components of the loop filter help to establish the loop bandwidth and stability of the PLL.

The AD9520 PLL is useful for generating clock frequencies from a supplied reference frequency. This includes conversion of reference frequencies to much higher frequencies for subsequent division and distribution. In addition, the PLL can be used to clean up jitter and phase noise on a noisy reference. The exact choice of PLL parameters and loop dynamics is application specific. The flexibility and depth of the AD9520 PLL allow the part to be tailored to function in many different applications and signal environments.

Configuration of the PLL

Configuration of the PLL is accomplished by programming the various settings for the R divider, N divider, PFD polarity, and charge pump current. The combination of these settings determines the PLL loop bandwidth. These are managed through programmable register settings (see Table 44 and Table 48) and by the design of the external loop filter.

Successful PLL operation and satisfactory PLL loop performance are highly dependent on proper configuration of the PLL settings, and the design of the external loop filter is crucial to the proper operation of the PLL. ADIsimCLK[™] is a free program that can help with the design and exploration of the capabilities and features of the AD9520, including the design of the PLL loop filter. The AD9516 model found in ADIsimCLK Version 1.2 can also be used for modeling the AD9520 loop filter. It is available at www.analog.com/clocks.

Phase Frequency Detector (PFD)

The PFD takes inputs from the R divider and the N divider and produces an output proportional to the phase and frequency difference between them. The PFD includes a programmable delay element that controls the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs. The antibacklash pulse width is set by 0x017[1:0].

An important limit to keep in mind is the maximum frequency allowed into the PFD. The maximum input frequency into the PFD is a function of the antibacklash pulse setting, as specified in the phase/frequency detector (PFD) parameter in Table 2.

Charge Pump (CP)

The charge pump is controlled by the PFD. The PFD monitors the phase and frequency relationship between its two inputs and tells the CP to pump up or pump down to charge or discharge the integrating node (part of the loop filter). The integrated and filtered CP current is transformed into a voltage that drives the tuning node of the external VCO to move the VCO frequency up or down. The CP can be set (0x010[3:2]) for high impedance (allows holdover operation), for normal operation (attempts to lock the PLL loop), for pump-up, or for pump-down (test modes). The CP current is programmable in eight steps from (nominally) 0.6 mA to 4.8 mA. The exact value of the CP current LSB is set by the CPRSET resistor, which is nominally 5.1 k Ω .

PLL External Loop Filter

An example of an external loop filter for the PLL is shown in Figure 29. A loop filter must be calculated for each desired PLL configuration. The values of the components depend on the VCO frequency, the K_{VCO}, the PFD frequency, the charge pump current, the desired loop bandwidth, and the desired phase margin. The loop filter affects the phase noise, the loop settling time, and the loop stability. A basic knowledge of PLL theory is necessary for understanding loop filter design. ADIsimCLK can help with the calculation of a loop filter according to the application requirements.




Figure 29. Example of External Loop Filter for PLL

PLL Reference Inputs

The AD9520 features a flexible PLL reference input circuit that allows a fully differential input, two separate single-ended inputs, or a 16.67 MHz to 33.33 MHz crystal oscillator with an on-chip maintaining amplifier. An optional reference clock doubler can be used to double the PLL reference frequency. The input frequency range for the reference inputs is specified in Table 2. Both the differential and the single-ended inputs are self-biased, allowing for easy ac coupling of input signals.

Either a differential or a single-ended reference must be specifically enabled. All PLL reference inputs are off by default.

The differential input and the single-ended inputs share two pins, REFIN (REF1) and $\overline{\text{REFIN}}$ (REF2). The desired reference input type is selected and controlled by 0x01C (see Table 44 and Table 48).

When the differential reference input is selected, the self-bias level of the two sides is offset slightly to prevent chattering of the input buffer when the reference is slow or missing. The specification for this voltage level can be found in Table 2. The input hysteresis increases the voltage swing required of the driver to overcome the offset.

The single-ended inputs can be driven by either a dc-coupled CMOS level signal or an ac-coupled sine wave or square wave. To avoid input buffer chatter when a single-ended, ac-coupled input signal stops toggling, the user can set 0x018[7] to 1b. This shifts the dc offset bias point down 140 mV. To increase isolation and reduce power, each single-ended input can be independently powered down.

The differential reference input receiver is powered down when the differential reference input is not selected or when the PLL is powered down. The single-ended buffers power down when the PLL is powered down or when their respective individual power-down registers are set. When the differential mode is selected, the single-ended inputs are powered down. In differential mode, the reference input pins are internally selfbiased so that they can be ac-coupled via capacitors. It is possible to dc couple to these inputs. If the differential REFIN is driven by a single-ended signal, the unused side ($\overline{\text{REFIN}}$) should be decoupled via a suitable capacitor to a quiet ground. Figure 30 shows the equivalent circuit of REFIN.




Figure 30. REFIN Equivalent Circuit for Non-XTAL Mode

Crystal mode is nearly identical to differential mode. The user enables a maintaining amplifier by setting the Enable XTAL OSC bit, and putting a series resonant, AT fundamental cut crystal across the REFIN/REFIN pins.

Reference Switchover

The AD9520 supports dual single-ended CMOS inputs, as well as a single differential reference input. In the dual single-ended reference mode, the AD9520 supports automatic and manual PLL reference clock switching between REF1 (on Pin REFIN) and REF2 (on Pin REFIN). This feature supports networking and other applications that require redundant references.

The AD9520 features a dc offset option in single-ended mode. This option is designed to eliminate the risk of the reference inputs chattering when they are ac-coupled and the reference clock disappears. When using the reference switchover, the single-ended reference inputs should be dc-coupled CMOS levels (with the AD9520 dc offset feature disabled). Alternatively, the inputs can be ac-coupled and the dc offset feature enabled. The user should keep in mind, however, that the minimum input amplitude for the reference inputs is greater when the dc offset is turned on.

There are several configurable modes of reference switchover. The switchover can be performed manually or automatically. Manual switchover is performed either through Register 0x01C or by using the REF_SEL pin. The automatic switchover occurs when REF1 disappears. There is also a switchover deglitch feature which ensures that the PLL does not receive rising edges that are far out of alignment with the newly selected reference.

There are two automatic reference switchover modes (0x01C):

- Prefer REF1. Switch from REF1 to REF2 when REF1 disappears. Return to REF1 from REF2 when REF1 returns.
- Stay on REF2. Automatically switch to REF2 when REF1 disappears, but do not switch back to REF1 when it reappears. The reference can be set back to REF1 manually at an appropriate time.

In automatic mode, REF1 is monitored by REF2. If REF1 disappears (two consecutive falling edges of REF2 without an edge transition on REF1), REF1 is considered missing. On the next subsequent rising edge of REF2, REF2 is used as the reference clock to the PLL. If 0x01C[3] = 0b (default), when REF1 returns (four rising edges of REF1 without two falling edges of REF2 between the REF1 edges), the PLL reference switches back to REF1. If 0x01C[3] = 1b, the user can control when to switch back to REF1. This is done by programming the part to manual reference select mode (0x01C[4] = 0b) and by ensuring that the registers and/or the REF_SEL pin is set to select the desired reference. Automatic mode can be reenabled when REF1 is reselected.

Manual switchover requires the presence of a clock on the reference input that is being switched to or that the deglitching feature be disabled (0x01C[7]).

Reference Divider R

The reference inputs are routed to the reference divider, R. R (a 14-bit counter) can be set to any value from 0 to 16,383 by writing to 0x011 and 0x012. (Both R = 0 and R = 1 give divide-by-1.) The output of the R divider goes to one of the PFD inputs to be compared with the VCO frequency divided by the N divider. The frequency applied to the PFD must not exceed the maximum allowable frequency, which depends on the antibacklash pulse setting (see Table 2).

The R divider has its own reset. The R divider can be reset using the shared reset bit of the R, A, and B counters. It can also be reset by a SYNC operation.

VCO/VCXO Feedback Divider N: P, A, B, R

The N divider is a combination of a prescaler (P) and two counters, A and B. The total divider value is

 $N = (P \times B) + A$

where *P* can be 2, 4, 8, 16, or 32.

Prescaler

The prescaler of the AD9520 allows for two modes of operation: a fixed divide (FD) mode of 1, 2, or 3, and a dual modulus (DM) mode where the prescaler divides by P and (P + 1) {2 and 3, 4 and 5, 8 and 9, 16 and 17, or 32 and 33}. The prescaler modes of operation are given in Table 48, 0x016[2:0]. Not all modes are available at all frequencies (see Table 2).

When operating the AD9520 in dual modulus mode, P/(P + 1), the equation used to relate the input reference frequency to the VCO output frequency is

$$f_{VCO} = (f_{REF}/R) \times (P \times B + A) = f_{REF} \times N/R$$

However, when operating the prescaler in FD Mode 1, FD Mode 2, or FD Mode 3, the A counter is not used (A = 0) and the equation simplifies to

 $f_{VCO} = (f_{REF}/R) \times (P \times B) = f_{REF} \times N/R$

When A = 0, the divide is a fixed divide of P = 2, 4, 8, 16, or 32.

By using combinations of DM and FD modes, the AD9520 can achieve values of N all the way down to N = 1. Table 25 shows how a 10 MHz reference input can be locked to any integer multiple of N.

Note that the same value of N can be derived in different ways, as illustrated by the case of N = 12. The user can choose a fixed divide mode P = 2 with B = 6, use the dual modulus mode 2/3 with A = 0, B = 6, or use the dual modulus mode 4/5 with A = 0, B = 3.

A and B Counters

The B counter must be ≥ 3 or bypassed, and unlike the R counter, A = 0 is actually zero.

The maximum input frequency to the A/B counter is reflected in the maximum prescaler output frequency (~300 MHz) specified in Table 2. This is the prescaler input frequency (external VCO or CLK) divided by P. For example, dual modulus P = 8/9 mode is not allowed if the external VCO frequency is greater than 2400 MHz because the frequency going to the A/B counter is too high.

When the AD9520 B counter is bypassed (B = 1), the A counter should be set to zero, and the overall resulting divide is equal to the prescaler setting, P. The possible divide ratios in this mode are 1, 2, 3, 4, 8, 16, and 32.

Although manual reset is not normally required, the A/B counters have their own reset bit. Alternatively, the A and B counters can be reset using the shared reset bit of the R, A, and B counters. Note that these reset bits are not self-clearing.

R, A, and B Counters: SYNC Pin Reset

The R, A, and B counters can be reset simultaneously through the $\overline{\text{SYNC} \text{ pin}}$. This function is controlled by 0x019[7:6] (see Table 48). The $\overline{\text{SYNC}}$ pin reset is disabled by default.

R and N Divider Delays

Both the R and N dividers feature a programmable delay cell. These delays can be enabled to allow adjustment of the phase relationship between the PLL reference clock and the VCO or CLK. Each delay is controlled by three bits. The total delay range is about 1 ns. See 0x019 in Table 2 and Table 48.

Digital Lock Detect (DLD)

By selecting the proper output through the mux on each pin, the DLD function is available at the LD, STATUS, and REFMON pins. The digital lock detect circuit indicates a lock when the time difference of the rising edges at the PFD inputs is less than a specified value (the lock threshold). The loss of a lock is indicated when the time difference exceeds a specified value (the unlock threshold). Note that the unlock threshold is wider than the lock threshold, which allows some phase error in excess of the lock window to occur without chattering on the lock indicator.

The lock detect window timing depends on the value of the CPRSET resistor, as well as three settings: the digital lock detect window bit (0x018[4]), the antibacklash pulse width bit (0x017[1:0], see Table 2), and the lock detect counter (0x018[6:5]). The lock and unlock detection values in Table 2 are for the nominal value of CPRSET = $5.11 \text{ k}\Omega$. Doubling the CPRSET value to 10 k Ω doubles the values in Table 2.

A lock is not indicated until there is a programmable number of consecutive PFD cycles with a time difference less than the lock detect threshold. The lock detect circuit continues to indicate a lock until a time difference greater than the unlock threshold occurs on a single subsequent cycle. For the lock detect to work properly, the period of the PFD frequency must be greater than the unlock threshold. The number of consecutive PFD cycles required for a lock is programmable (0x018[6:5]).

Note that it is possible in certain low (<500 Hz) loop bandwidth, high phase margin cases that the DLD can chatter during acquisition, which can cause the AD9520 to automatically enter and exit holdover. To avoid this problem, it is recommended that the user make provisions for a capacitor to ground on the LD pin so that current source digital lock detect (CSDLD) mode can be used.

| Table 25. How a 10 MHz Reference Input Can Be Locked to Any Integer Multiple of N fREF (MHz) R P A B N fvco (MHz) Mode Notes | | | | | | | | | |
|--|---|---|-----------------------|---|------|-----|----|-------------------------------------|--|
| | n | F | | D | IN . | | | | |
| 10 | 1 | 1 | X ¹ | 1 | 1 | 10 | FD | P = 1, B = 1 (bypassed) | |
| 10 | 1 | 2 | X ¹ | 1 | 2 | 20 | FD | P = 2, B = 1 (bypassed) | |
| 10 | 1 | 1 | X ¹ | 3 | 3 | 30 | FD | P = 1, B = 3 | |
| 10 | 1 | 1 | X ¹ | 4 | 4 | 40 | FD | P = 1, B = 4 | |
| 10 | 1 | 1 | X ¹ | 5 | 5 | 50 | FD | P = 1, B = 5 | |
| 10 | 1 | 2 | X ¹ | 3 | 6 | 60 | FD | P = 2, B = 3 | |
| 10 | 1 | 2 | 0 | 3 | 6 | 60 | DM | P and P + 1 = 2 and 3, A = 0, B = 3 | |
| 10 | 1 | 2 | 1 | 3 | 7 | 70 | DM | P and P + 1 = 2 and 3, A = 1, B = 3 | |
| 10 | 1 | 2 | 2 | 3 | 8 | 80 | DM | P and P + 1 = 2 and 3, A = 2, B = 3 | |
| 10 | 1 | 2 | 1 | 4 | 9 | 90 | DM | P and P + 1 = 2 and 3, A = 1, B = 4 | |
| 10 | 1 | 2 | X ¹ | 5 | 10 | 100 | FD | P = 2, B = 5 | |
| 10 | 1 | 2 | 0 | 5 | 10 | 100 | DM | P and P + 1 = 2 and 3, A = 0, B = 5 | |
| 10 | 1 | 2 | 1 | 5 | 11 | 110 | DM | P and P + 1 = 2 and 3, A = 1, B = 5 | |
| 10 | 1 | 2 | X ¹ | 6 | 12 | 120 | FD | P = 2, B = 6 | |
| 10 | 1 | 2 | 0 | 6 | 12 | 120 | DM | P and P + 1 = 2 and 3, A = 0, B = 6 | |
| 10 | 1 | 4 | 0 | 3 | 12 | 120 | DM | P and P + 1 = 4 and 5, A = 0, B = 3 | |
| 10 | 1 | 4 | 1 | 3 | 13 | 130 | DM | P and P + 1 = 4 and 5, A = 1, B = 3 | |

 1 X = don't care.

Analog Lock Detect (ALD)

The AD9520 provides an ALD function that can be selected for use at the LD pin. There are two operating modes for ALD:

- N-channel open-drain lock detect. This signal requires a pull-up resistor to the positive supply, VS. The output is normally high with short, low going pulses. Lock is indicated by the minimum duty cycle of the low going pulses.
- P-channel open-drain lock detect. This signal requires a pull-down resistor to GND. The output is normally low with short, high going pulses. Lock is indicated by the minimum duty cycle of the high going pulses.

The analog lock detect function requires an RC filter to provide a logic level indicating lock/unlock. The ADIsimCLK tool can be used to help the user select the right passive component values for ALD to ensure its correct operation.




Figure 31. Example of Analog Lock Detect Filter Using N-Channel Open-Drain Driver

Current Source Digital Lock Detect (CSDLD)

During the PLL locking sequence, it is normal for the DLD signal to toggle a number of times before remaining steady when the PLL is completely locked and stable. There may be applications where it is desirable to have DLD asserted only after the PLL is solidly locked. This is possible by using the current source digital lock detect function.

The current source lock detect provides a current of 110 μ A when DLD is true and shorts to ground when DLD is false. If a capacitor is connected to the LD pin, it charges at a rate determined by the current source during the DLD true time but is discharged nearly instantly when DLD is false. By monitoring the voltage at the LD pin (top of the capacitor), LD = high happens only after the DLD is true for a sufficiently long time. Any momentary DLD false resets the charging. By selecting a properly sized capacitor, it is possible to delay a lock detect indication until the PLL is stably locked and the lock detect does not chatter.

To use current source digital lock detect, do the following:

- Place a capacitor to ground on the LD pin
- Set 0x01A[5:0] = 0x04
- Enable the LD pin comparator (0x01D[3] = 1)

The LD pin comparator senses the voltage on the LD pin, and the comparator output can be made available at the REFMON pin control (0x01B[4:0]) or the STATUS pin control (0x017[7:2]). The internal LD pin comparator trip point and hysteresis are given in Table 14. The voltage on the capacitor can also be sensed by an external comparator connected to the LD pin. In this case, enabling the on-board LD pin comparator is not necessary. The user can asynchronously enable individual clock outputs only when CSDLD is high. To enable this feature, set the appropriate bits in the enable output on the CSDLD registers (0x0FC and 0x0FD).





Figure 32. Current Source Digital Lock Detect

External VCXO/VCO Clock Input (CLK/CLK)

This differential input is used to drive the AD9520 clock distribution section. This input can receive up to 2.4 GHz. The pins are internally self-biased, and the input signal should be ac-coupled via capacitors.



The CLK/CLK input can be used either as a distribution only input (with the PLL off) or as a feedback input for an external VCO/VCXO using the internal PLL.

Holdover

The AD9520 PLL has a holdover function. Holdover is implemented by placing the charge pump in a high impedance state. This function is useful when the PLL reference clock is lost. Holdover mode allows the external VCO to maintain a relatively constant frequency even though there is no reference clock. Without this function, the charge pump is placed into a constant pump-up or pump-down state, resulting in a massive VCO frequency shift. Because the charge pump is placed in a high impedance state, any leakage that occurs at the charge pump output or the VCO tuning node causes a drift of the VCO frequency. This can be mitigated by using a loop filter that contains a large capacitive component because this drift is limited by the current leakage induced slew rate (I_{LEAK}/C) of the VCO control voltage.

Both a manual holdover mode, using the $\overline{\text{SYNC}}$ pin, and an automatic holdover mode are provided. To use either function, the holdover function must be enabled (0x01D[0]).

External/Manual Holdover Mode

A manual holdover mode can be enabled that allows the user to <u>place</u> the charge pump into a high impedance state when the <u>SYNC</u> pin is asserted low. This operation is edge sensitive, not level sensitive. The charge pump enters a high impedance state immediately. To take the charge pump out of a high impedance state, take the <u>SYNC</u> pin high. The charge pump then leaves the high impedance state synchronously with the next PFD rising edge from the reference clock. This prevents extraneous charge pump events from occurring during the time between <u>SYNC</u> going high and the next PFD event. This also means that the charge pump stays in a high impedance state if there is no reference clock present.

The B counter (in the N divider) is reset synchronously with the charge pump, leaving the high impedance state on the reference path PFD event. This helps align the edges out of the R and N dividers for faster settling of the PLL. Because the prescaler is not reset, this feature works best when the B and R numbers are close because this results in a smaller phase difference for the loop to settle out.

When using this mode, the channel dividers should be set to ignore the SYNC pin (at least after an initial SYNC event). If the dividers are not set to ignore the SYNC pin, any time SYNC is taken low to put the part into holdover, the distribution outputs turn off. The channel divider ignore SYNC function is found in 0x191[6], 0x194[6], 0x197[6], and 0x19A[6] for Channel Divider 0, Channel Divider 1, Channel Divider 2, and Channel Divider 3, respectively.

Automatic/Internal Holdover Mode

When enabled, this function automatically puts the charge pump into a high impedance state when the loop loses lock. The assumption is that the only reason the loop loses lock is due to the PLL losing the reference clock; therefore, the holdover function puts the charge pump into a high impedance state to maintain the VCO frequency as close as possible to the original frequency before the reference clock disappeared.

A flowchart of the automatic/internal holdover function operation is shown in Figure 34.




Figure 34. Flowchart of Automatic/Internal Holdover Mode

The holdover function senses the logic level of the LD pin as a condition to enter holdover. The signal at LD can be from the DLD, ALD, or current source LD mode (CSDLD). It is possible to disable the LD comparator (0x01D[3]), which causes the holdover function to always sense LD as being high. If DLD is used, it is possible for the DLD signal to chatter while the PLL is reacquiring lock. The holdover function may retrigger, thereby preventing the holdover mode from terminating. Use of the current source lock detect mode is recommended to avoid this situation (see the Current Source Digital Lock Detect (CSDLD) section).

When in holdover mode, the charge pump stays in a high impedance state as long as there is no reference clock present.

07239-069

As in the external holdover mode, the B counter (in the N divider) is reset synchronously with the charge pump leaving the high impedance state on the reference path PFD event. This helps align the edges out of the R and N dividers for faster settling of the PLL and reduces frequency errors during settling. Because the prescaler is not reset, this feature works best when the B and R numbers are close because this results in a smaller phase difference for the loop to settle out.

After leaving holdover, the loop then reacquires lock, and the LD pin must go high (if 0x01D[3] = 1) before it can reenter holdover.

The holdover function always responds to the state of the currently selected reference (0x01C). If the loop loses lock during a reference switchover (see the Reference Switchover section), holdover is triggered briefly until the next reference clock edge at the PFD.

The following registers affect the automatic/internal holdover function:

- 0x018[6:5]—lock detect counter. This changes how many consecutive PFD cycles with edges inside the lock detect window are required for the DLD indicator to indicate lock. This impacts the time required before the LD pin can begin to charge as well as the delay from the end of a holdover event until the holdover function can be reengaged.
- 0x018[3]—disable digital lock detect. This bit must be set to 0 to enable the DLD circuit. Internal/automatic holdover does not operate correctly without the DLD function enabled.
- 0x01A[5:0]—lock detect pin control. Set this to 000100b to put it in the current source lock detect mode if using the LD pin comparator. Load the LD pin with a capacitor of an appropriate value.
- 0x01D[3]—LD pin comparator enable. 1 = enable; 0 = disable. When disabled, the holdover function always senses the LD pin as high.
- 0x01D[1]—external holdover control.
- 0x01D[0]—holdover enable. If holdover is disabled, both external and automatic internal holdover are disabled.

For example, if the user wants to configure automatic holdover with

- Automatic reference switchover, prefer REF1.
- Digital lock detect: five PFD cycles, high range window.
- Automatic holdover using the LD pin comparator.

The following registers are set (in addition to the normal PLL registers):

- 0x018[6:5] = 00b; lock detect counter = five cycles.
- 0x018[4] = 0b; digital lock detect window = high range.
- 0x018[3] = 1b; disable DLD normal operation.
- 0x01A[5:0] = 000100b; program LD pin control to current source lock detect mode.
- 0x01C[4] = 1b; enable automatic switchover.
- 0x01C[3] = 0b; prefer REF1.
- 0x01C[2:1] = 11b; enable REF1 and REF2 input buffers.
- 0x01D[3] = 1b; enable LD pin comparator.
- 0x01D[1] = 0b; disable external holdover mode and use automatic/internal holdover mode.
- 0x01D[0] = 1b; enable holdover.

Frequency Status Monitors

The AD9520 contains three frequency status monitors that are used to indicate if the PLL reference (or references in the case of single-ended mode) and the VCO have fallen below a threshold frequency. A diagram showing their location in the PLL is shown in Figure 35.

The PLL reference monitors have two threshold frequencies: normal and extended (see Table 14). The reference frequency monitor thresholds are selected in 0x01F.




Figure 35. Reference and VCO Status Monitors




Figure 36. Zero Delay Function

ZERO DELAY OPERATION

Zero delay operation aligns the phase of the output clocks with the phase of the external PLL reference input.

The zero delay function of the AD9520-5 is achieved by feeding the output of Channel Divider 0 back to the PLL N divider. In Figure 36, the change in signal routing for zero delay mode is shown in blue.

Set Register 0x01E[1] = 1b to select zero delay mode. In the zero delay mode, the output of Channel Divider 0 is routed back to the PLL (N divider) through Mux1 (feedback path shown in blue in Figure 36). The PLL synchronizes the phase/edge of the output of Channel Divider 0 with the phase/edge of the reference input.

Because the channel dividers are synchronized to each other, the outputs of the channel divider are synchronous with the reference input. Both the R delay and the N delay inside the PLL can be programmed to compensate for the propagation delay from the output drivers and PLL components to minimize the phase offset between the clock output and the reference input to achieve zero delay.




Figure 37. Simplified Diagram of the Two Clock Distribution Operation Modes

CLOCK DISTRIBUTION

A clock channel consists of three LVPECL clock outputs or six CMOS clock outputs that share a common divider. A clock output consists of the drivers that connect to the output pins. The clock outputs have either LVPECL or CMOS at the pins.

The AD9520 has four clock channels. Each channel has its own programmable divider that divides the clock frequency applied to its input. The channel dividers can divide by any integer from 1 to 32.

The AD9520 features a VCO divider that divides the CLK input by 1, 2, 3, 4, 5, or 6 before going to the individual channel dividers. The VCO divider has two purposes. The first is to limit the maximum input frequency of the channel dividers to 1.6 GHz. The other is to allow the AD9520 to generate even lower frequencies than would be possible with only a simple post divider.

The channel dividers allow for a selection of various duty cycles, depending on the currently set division. That is, for any specific division, D, the output of the divider can be set to high for N + 1 input clock cycles and low for M + 1 input clock cycles (where D = N + M + 2). For example, a divide-by-5 can be high for one divider input cycle and low for four cycles, or a divide-by-5 can be high for three divider input cycles and low for two cycles. Other combinations are also possible.

The channel dividers include a duty-cycle correction function that can be disabled. In contrast to the selectable duty cycle just described, this function can correct a non-50% duty cycle caused by an odd division. However, this requires that the division be set by M = N + 1.

In addition, the channel dividers allow a coarse phase offset or delay to be set. Depending on the division selected, the output can be delayed by up to 15 input clock cycles. For example, if the frequency at the input of the channel divider is 1 GHz, the channel divider output can be delayed by up to 15 ns. The divider outputs can also be set to start high or to start low.

Operation Modes

There are two clock distribution operating modes, and these are shown in Figure 37.

It is not necessary to use the VCO divider if the CLK frequency is less than the maximum channel divider input frequency (1600 MHz); otherwise, the VCO divider must be used to reduce the frequency going to the channel dividers.

Table 26 shows how the operation modes are selected. 0x1E1[0] selects the channel divider source.

Table 26. Operation Modes

| Mode 0x1E1[0] | | VCO Divider |
|---------------|---|-------------|
| 2 | 0 | Used |
| 1 | 1 | Not used |

CLK Direct-to-LVPECL Outputs

It is possible to connect the CLK directly to the LVPECL outputs. However, the LVPECL outputs may not be able to meet the V_{OD} specification in Table 4 above 1600 MHz.

To connect the LVPECL outputs directly to the CLK input, the user must select the VCO divider as the source to the distribution section, even if no channel uses it.

Table 27. Routing VCO Divider Input Directly to the Outputs

| Register Setting | Selection |
|------------------|---|
| 0x1E1[0] = 0b | CLK is the source; VCO divider selected |
| 0x192[1] = 1b | Direct-to-output OUT0, OUT1, OUT2 |
| 0x195[1] = 1b | Direct-to-output OUT3, OUT4, OUT5 |
| 0x198[1] = 1b | Direct-to-output OUT6, OUT7, OUT8 |
| 0x19B[1] = 1b | Direct-to-output OUT9, OUT10, OUT11 |

Clock Frequency Division

The total frequency division is a combination of the VCO divider (when used) and the channel divider. When the VCO divider is used, the total division from the CLK to the output is the product of the VCO divider (1, 2, 3, 4, 5, and 6) and the division of the channel divider. Table 28 indicates how the frequency division for a channel is set.

Table 28. Frequency Division

| VCO Divider Setting ¹ | Channel Divider Setting | CLK Direct- to-Output Setting | Resulting Frequency Division |
|-------------------------------------|-------------------------------|-------------------------------------|------------------------------------|
| 1 to 6 | Don't care | Enable | 1 |
| 1 to 6 | 2 to 32 | Disable | (1 to 6) × (2 to 32) |
| 2 to 6 | Bypass | Disable | (2 to 6) × (1) |
| 1 | Bypass | Disable | Output static (illegal state) |
| VCO divider bypassed | Bypass | Don't care | 1 |
| VCO divider bypassed | 2 to 32 | Don't care | 2 to 32 |

¹ The bypass VCO divider (0x1E1[0] = 1) is not the same as VCO divider = 1.

The channel dividers feeding the output drivers contain one 2-to-32 frequency divider. This divider provides for division-by-1 to division-by-32. Division-by-1 is accomplished by bypassing the divider. The dividers also provide for a programmable duty cycle, with optional duty-cycle correction when the divide ratio is odd. A phase offset or delay in increments of the input clock cycle is selectable. The channel dividers operate with a signal at their inputs up to 1600 MHz. The features and settings of the dividers are selected by programming the appropriate setup and control registers (see Table 44 through Table 55).

VCO Divider

The VCO divider provides frequency division between the CLK input and the clock distribution channel dividers. The VCO divider can be set to divide by 1, 2, 3, 4, 5, or 6 (see Table 51, 0x1E0[2:0]). However, when the VCO divider is set to 1, none of the channel output dividers can be bypassed.

The VCO divider can also be set to static, which is useful for applications where the only desired output frequency is the CLK input frequency. Making the VCO divider static increases the wide band spurious-free dynamic range (SFDR). An alternative to achieving the same SFDR performance is to set the VCO divider to 1 and enable CLK direct mode.

Channel Dividers

A channel divider drives each group of three LVPECL outputs. There are four channel dividers (0, 1, 2, and 3) driving 12 LVPECL outputs (OUT0 to OUT11). Table 29 gives the register locations used for setting the division and other functions of these dividers. The division is set by the values of M and N. The divider can be bypassed (equivalent to divide-by-1, divider circuit is powered down) by setting the bypass bit. The duty-cycle correction can be enabled or disabled according to the setting of the disable divider DCC bits.

| Table 29. Se | etting D _x | for the | Output | Dividers |
|--------------|-----------------------|---------|--------|----------|
|--------------|-----------------------|---------|--------|----------|

| Divider | Low Cycles M | High Cycles N | Bypass | Disable Div DCC |
|---------|--------------|---------------|----------|--------------------|
| 0 | 0x190[7:4] | 0x190[3:0] | 0x191[7] | 0x192[0] |
| 1 | 0x193[7:4] | 0x193[3:0] | 0x194[7] | 0x195[0] |
| 2 | 0x196[7:4] | 0x196[3:0] | 0x197[7] | 0x198[0] |
| 3 | 0x199[7:4] | 0x199[3:0] | 0x19A[7] | 0x19B[0] |

Channel Frequency Division (0, 1, 2, and 3)

For each channel (where the channel number x is 0, 1, 2, or 3), the frequency division, D_x , is set by the values of M and N (four bits each, representing Decimal 0 to Decimal 15), where

Number of Low Cycles = M + 1

Number of High Cycles = N + 1

The high and low cycles are cycles of the clock signal currently routed to the input of the channel dividers (VCO divider out or CLK).

When a divider is bypassed, $D_X = 1$.

Otherwise, $D_X = (N + 1) + (M + 1) = N + M + 2$. This allows each channel divider to divide by any integer from 1 to 32.

Duty Cycle and Duty-Cycle Correction

The duty cycle of the clock signal at the output of a channel is a result of some or all of the following conditions:

- The M and N values for the channel
- DCC enabled/disabled
- VCO divider enabled/bypassed
- The CLK input duty cycle

The DCC function is enabled by default for each channel divider. However, the DCC function can be disabled individually for each channel divider by setting the disable divider DCC bit for that channel.

Certain M and N values for a channel divider result in a non-50% duty cycle. A non-50% duty cycle can also result with an even division, if $M \neq N$. The duty-cycle correction function automatically corrects non-50% duty cycles at the channel divider output to 50% duty cycle.

Duty-cycle correction requires the following channel divider conditions:

- An even division must be set as M = N.
- An odd division must be set as M = N + 1.

When not bypassed or corrected by the DCC function, the duty cycle of each channel divider output is the numerical value of (N + 1)/(N + M + 2) expressed as a percent.

The duty cycle at the output of the channel divider for various configurations is shown in Table 30 to Table 33.

| Table 30. Channel Divider Output Duty Cycle with VCO |
|--|
| Divider ≠ 1; Input Duty Cycle Is 50% |

| | Dx | Output Duty Cycle | |
|----------------|--------------------------------|------------------------|----------------------------|
| VCO Divider | N + M + 2 | Disable Div DCC = 1 | Disable Div DCC = 0 |
| Even | Channel divider bypassed | 50% | 50% |
| Odd = 3 | Channel divider bypassed | 33.3% | 50% |
| Odd = 5 | Channel divider bypassed | 40% | 50% |
| Even, odd | Even | (N + 1)/(N + M + 2) | 50%, requires M = N |
| Even, odd | Odd | (N + 1)/(N + M + 2) | 50%, requires M = N + 1 |

Table 31. Channel Divider Output Duty Cycle with VCO Divider ≠ 1; Input Duty Cycle Is X%

| | Dx | Output Duty Cycle | | |
|----------------|--------------------------------|-------------------------|---|--|
| VCO Divider | N + M + 2 | Disable Div DCC = 1 | Disable Div DCC = 0 | |
| Even | Channel divider bypassed | 50% | 50% | |
| Odd = 3 | Channel divider bypassed | 33.3% | (1 + x%)/3 | |
| Odd = 5 | Channel divider bypassed | 40% | (2 + x%)/5 | |
| Even | Even | (N + 1)/ (N + M + 2) | 50%, requires M = N | |
| Even | Odd | (N + 1)/ (N + M + 2) | 50%, requires M = N + 1 | |
| Odd = 3 | Even | (N + 1)/ (N + M + 2) | 50%, requires M = N | |
| Odd = 3 | Odd | (N + 1)/ (N + M + 2) | (3N + 4 + x%)/(6N + 9), requires M = N + 1 | |
| Odd = 5 | Even | (N + 1)/ (N + M + 2) | 50%, requires M = N | |
| Odd = 5 | Odd | (N + 1)/ (N + M + 2) | (5N + 7 + x%)/(10N + 15), requires M = N + 1 | |

| Table 32. Channel Divider Output Duty Cycle When the |
|--|
| VCO Divider Is Enabled and Set to 1 |

| Input | Dx | Output Duty Cycle | |
|---------------------|-----------------|-------------------------|---|
| Clock Duty Cycle | cle N+M+2 DCC=1 | | Disable Div DCC = 0 |
| Any | Even | (N + 1)/ (M + N + 2) | 50%, requires M = N |
| 50% | Odd | (N + 1)/ (M + N + 2) | 50%, requires $M = N + 1$ |
| x% | Odd | (N + 1)/ (M + N + 2) | $(N + 1 + x\%)/(2 \times N + 3),$ requires $M = N + 1$ |

Note that the channel divider must be enabled when the VCO divider = 1.

| Table 33. Channel Divider Output Duty Cycle When the | |
|--|--|
| VCO Divider Is Bypassed | |

| Input | Dx | Output Duty Cycle | | |
|---------------------|--------------------------------|-----------------------------|---|--|
| Clock Duty Cycle | N + M + 2 | Disable Div DCC = 1 | Disable Div DCC = 0 | |
| Any | Channel divider bypassed | Same as input duty cycle | Same as input duty cycle | |
| Any | Even | (N + 1)/ (M + N + 2) | 50%, requires M = N | |
| 50% | Odd | (N + 1)/ (M + N + 2) | 50%, requires $M = N + 1$ | |
| x% | Odd | (N + 1)/ (M + N + 2) | $(N + 1 + x\%)/(2 \times N + 3),$ requires $M = N + 1$ | |

If the CLK input is routed directly to the output, the duty cycle of the output is the same as the CLK input.

Phase Offset or Coarse Time Delay

Each channel divider allows for a phase offset, or a coarse time delay, to be programmed by setting register bits (see Table 34). These settings determine the number of cycles (successive rising edges) of the channel divider input frequency by which to offset, or delay, the rising edge of the output of the divider. This delay is with respect to a nondelayed output (that is, with a phase offset of zero). The amount of the delay is set by five bits loaded into the phase offset (PO) register plus the start high (SH) bit for each channel divider. When the start high bit is set, the delay is also affected by the number of low cycles (M) programmed for the divider.

It is necessary to use the SYNC function to make phase offsets effective (see the Synchronizing the Outputs— Function section).

| Divider | Start High (SH) | Phase Offset (PO) | Low Cycles M | High Cycles N |
|---------|--------------------|----------------------|-----------------|------------------|
| 0 | 0x191[4] | 0x191[3:0] | 0x190[7:4] | 0x190[3:0] |
| 1 | 0x194[4] | 0x194[3:0] | 0x193[7:4] | 0x193[3:0] |
| 2 | 0x197[4] | 0x197[3:0] | 0x196[7:4] | 0x196[3:0] |
| 3 | 0x19A[4] | 0x19A[3:0] | 0x199[7:4] | 0x199[3:0] |

Let

 Δ_t = delay (in seconds).

 Δ_c = delay (in cycles of clock signal at input to D_x).

 $T_{\rm X}$ = period of the clock signal at the input of the divider, $D_{\rm X}$ (in seconds).

Φ=

 $16 \times \text{SH}[4] + 8 \times \text{PO}[3] + 4 \times \text{PO}[2] + 2 \times \text{PO}[1] + 1 \times \text{PO}[0]$

The channel divide by is set as N = high cycles and M = low cycles.


Case 1

For $\Phi \le 15$, $\Delta_{t} = \Phi \times T_{X}$ $\Delta_{c} = \Delta_{t}/T_{X} = \Phi$

Case 2

For $\Phi \ge 16$, $\Delta_t = (\Phi - 16 + M + 1) \times T_X$ $\Delta_c = \Delta_t / T_X$

By giving each divider a different phase offset, output-to-output delays can be set in increments of the channel divider input clock cycle. Figure 38 shows the results of setting such a coarse offset between outputs.



Synchronizing the Outputs—SYNC Function

The AD9520 clock outputs can be synchronized to each other. Outputs can be individually excluded from synchronization. Synchronization consists of setting the nonexcluded outputs to a preset set of static conditions. These conditions include the divider ratio and phase offsets for a given channel divider. This allows the user to specify different divide ratios and phase offsets for each of the four channel dividers. Releasing the <u>SYNC</u> pin allows the outputs to continue clocking with the preset conditions applied.

Synchronization of the outputs is executed in the following ways:

- The SYNC pin is forced low and then released (manual sync).
- By setting and then resetting any one of the following three bits: the soft SYNC bit (0x230[0]), the soft reset bit (0x000[5] [mirrored]), and the power-down distribution reference bit (0x230[1]).

- Synchronization of the outputs can be executed as part of the chip power-up sequence.
- The $\overline{\text{RESET}}$ pin is forced low and then released (chip reset).
- The \overline{PD} pin is forced low and then released (chip power-down).

The most common way to execute the SYNC function is to use the SYNC pin to perform a manual synchronization of the outputs. This requires a low going signal on the SYNC pin, which is held low and then released when synchronization is desired. The timing of the SYNC operation is shown in Figure 39 (using the VCO divider) and in Figure 40 (the VCO divider is not used). There is an uncertainty of up to one cycle of the clock at the input to the channel divider due to the asynchronous nature of the SYNC signal with respect to the clock edges inside the AD9520.

The pipeline delay from the SYNC rising edge to the beginning of the synchronized output clocking is between 14 cycles and 15 cycles of clock at the channel divider input, plus either one cycle of the VCO divider input (see Figure 39) or one cycle of the channel divider input (see Figure 40), depending on whether the VCO divider is used. Cycles are counted from the rising edge of the signal. In addition, there is an additional 1.2 ns (typical) delay from the SYNC signal to the internal synchronization logic, as well as the propagation delay of the output driver. The driver propagation delay is approximately 100 ps for the LVPECL driver and approximately 1.5 ns for the CMOS driver.

Another common way to execute the SYNC function is by setting and resetting the soft SYNC bit at 0x230[0]. Both setting and resetting of the soft SYNC bit require an update all registers (0x232[0] = 1b) operation to take effect.

A SYNC operation brings all outputs that have not been excluded (by the ignore SYNC bit) to a preset condition before allowing the outputs to begin clocking in synchronicity. The preset condition takes into account the settings in each of the channel's start high bit and its phase offset. These settings govern both the static state of each output when the SYNC operation is happening and the state and relative phase of the outputs when they begin clocking again upon completion of the SYNC operation. Between outputs and after synchronization, this allows for the setting of phase offsets.

The AD9520 differential LVPECL outputs are four groups of three, sharing a channel divider per triplet. In the case of CMOS, each LVPECL differential pair can be configured as two singleended CMOS outputs. The synchronization conditions apply to all of the drivers that belong to that channel divider.

Each channel (a divider and its outputs) can be excluded from any SYNC operation by setting the ignore SYNC bit of the channel. Channels that are set to ignore SYNC (excluded channels) do not set their outputs static during a SYNC operation, and their outputs are not synchronized with those of the included channels.




Figure 40. SYNC Timing Pipeline Delay When VCO Divider Is Not Used

LVPECL Output Drivers

The LVPECL differential voltage (V_{OD}) is selectable (from ~400 mV to 960 mV, see Bit 1 and Bit 2 in Register 0x0F0 to Register 0x0FB). The LVPECL outputs have dedicated pins for power supply (VS_DRV), allowing a separate power supply to be used. VS_DRV can be from 2.5 V or from 3.3 V.

The LVPECL output polarity can be set as noninverting or inverting, which allows for the adjustment of the relative polarity of outputs within an application without requiring a board layout change. Each LVPECL output can be powered down or powered up as needed. Because of the architecture of the LVPECL output stages, there is the possibility of electrical overstress and breakdown under certain power-down conditions.

For this reason, the LVPECL outputs have two power-down modes: total power-down and safe power-down.

In total power-down mode, all output drivers are shut off simultaneously. This mode must not be used if there is an external voltage bias network (such as Thevenin equivalent termination) on the output pins that will cause a dc voltage to appear at the powered down outputs. However, total powerdown mode is allowed when the LVPECL drivers are terminated using only pull-down resistors. The total power-down mode is activated by setting 0x230[1].

The primary power-down mode is the safe power-down mode. This mode continues to protect the output devices while powered down. There are three ways to activate safe powerdown mode: individually set the power-down bit for each driver, power down an individual output channel (all of the drivers associated with that channel are powered down automatically), and activate sleep mode.




Figure 41. LVPECL Output Simplified Equivalent Circuit

CMOS Output Drivers

The user can also individually configure each LVPECL output as a pair of CMOS outputs, which provides up to 24 CMOS outputs. When an output is configured as CMOS, CMOS Output A and CMOS Output B are automatically turned on. For a given differential pair, either CMOS Output A or Output B can be turned on or off independently. The user can also select the relative polarity of the CMOS outputs for any combination of inverting and noninverting (see Register 0x0F0 to Register 0x0FB).

The user can power down each CMOS output as needed to save power. The CMOS output power-down is individually controlled by the enable CMOS output register (0x0F0[6:5] to 0x0FB[6:5]). The CMOS driver is in tristate when it is powered down.




Figure 42. CMOS Equivalent Output Circuit

RESET MODES

The AD9520 has a power-on reset (POR) and several other ways to apply a reset condition to the chip.

Power-On Reset

During chip power-up, a power-on reset pulse is issued when VS reaches ~2.6 V (<2.8 V) and restores the chip either to the setting stored in EEPROM (with the EEPROM pin = 1) or to the on-chip setting (with the EEPROM pin = 0). At power-on, the AD9520 also executes a SYNC operation, which brings the outputs into phase alignment according to the default settings. The output drivers are held in sync for the duration of the internally generated power-up sync timer (~70 ms). The outputs begin to toggle after this period.

Hardware Reset via the $\overline{\text{RESET}}$ Pin

RESET, a hard reset (an asynchronous hard reset is executed by briefly pulling **RESET** low), restores the chip either to the setting stored in EEPROM (the EEPROM pin = 1) or to the on-chip setting (the EEPROM pin = 0). A hard reset also executes a SYNC operation, which brings the outputs into phase alignment according to the default settings. When EEPROM is inactive (the EEPROM pin = 0), it takes ~2 µs for the outputs to begin toggling after **RESET** is issued. When EEPROM is active (the EEPROM pin = 1), it takes ~20 ms for the outputs to toggle after **RESET** is brought high.

Soft Reset via the Serial Port

The serial port control register allows for a soft reset by setting Bit 2 and Bit 5 in Register 0x000. When Bit 5 and Bit 2 are set, the chip enters a soft reset mode and restores the chip either to the setting stored in EEPROM (the EEPROM pin = 1) or to the on-chip setting (the EEPROM pin = 0), except for Register 0x000. Except for the self-clearing bits, Bit 2 and Bit 5, Register 0x000 retains its previous value prior to reset. During the internal reset, the outputs hold static. These bits are self-clearing. However, the self-clearing operation does not complete until an additional serial port SCLK cycle, and the AD9520 is held in reset until that happens.

Soft Reset to Settings in EEPROM when EEPROM Pin = 0 via the Serial Port

The serial port control register allows the chip to be reset to settings in EEPROM when the EEPROM pin = 1 via $0 \times B02[1]$. This bit is self-clearing. This bit does not have any effect when the EEPROM pin = 0. It takes ~20 ms for the outputs to begin toggling after the Soft_EEPROM register is cleared.

POWER-DOWN MODES Chip Power-Down via PD

The AD9520 can be put into a power-down condition by pulling the $\overline{\text{PD}}$ pin low. Power-down turns off most of the functions and currents inside the AD9520. The chip remains in this power-down state until $\overline{\text{PD}}$ is brought back to logic high. When taken out of power-down mode, the AD9520 returns to the settings programmed into its registers prior to the power-down, unless the registers are changed by new programming while the $\overline{\text{PD}}$ pin is held low.

Powering down the chip shuts down the currents on the chip, except for the bias current necessary to maintain the LVPECL outputs in a safe shutdown mode. The LVPECL bias currents are needed to protect the LVPECL output circuitry from damage that can be caused by certain termination and load configurations when tristated. Because this is not a complete power-down, it can be called sleep mode. The AD9520 contains special circuitry to prevent runt pulses on the outputs when the chip is entering or exiting sleep mode. When the AD9520 is in a \overline{PD} power-down, the chip is in the following state:

- The PLL is off (asynchronous power-down).
- The CLK input buffer is off, but the CLK input dc bias circuit is on.
- In differential mode, the reference input buffer is off, but the dc bias circuit is still on.
- In singled-ended mode, the reference input buffer is off, and the dc bias circuit is off.
- All dividers are off.
- All CMOS outputs are tristated.
- All LVPECL outputs are in safe off mode.
- The serial control port is active, and the chip responds to commands.

PLL Power-Down

The PLL section of the AD9520 can be selectively powered down. There are two PLL power-down modes set by Register 0x010[1:0]: asynchronous and synchronous.

In asynchronous power-down mode, the device powers down as soon as the registers are updated. In synchronous power-down mode, the PLL power-down is gated by the charge pump to prevent unwanted frequency jumps. The device goes into powerdown on the occurrence of the next charge pump event after the registers are updated.

Distribution Power-Down

The distribution section can be powered down by writing 0x230[1] = 1b, which turns off the bias to the distribution section. If the LVPECL power-down mode is normal operation (0b), it is possible for a low impedance load on that LVPECL output to draw significant current during this power-down. If the LVPECL power-down mode is set to 1b, the LVPECL output is not protected from reverse bias and can be damaged under certain termination conditions.

Individual Clock Output Power-Down

Any of the clock distribution outputs can be powered down into safe power-down mode by individually writing to the appropriate registers. The register map details the individual power-down settings for each output. These settings are found in Register 0x0F0[0] to Register 0x0FB[0].

Individual Clock Channel Power-Down

Any of the clock distribution channels can be powered down individually by writing to the appropriate registers. Powering down a clock channel is similar to powering down an individual driver, but it saves more power because the dividers are also powered down. Powering down a clock channel also automatically powers down the drivers connected to it. The register map details the individual power-down settings for each output channel. These settings are found in 0x192[2], 0x195[2], 0x198[2], and 0x19B[2].

SERIAL CONTROL PORT

The AD9520 serial control port is a flexible, synchronous serial communications port that allows an easy interface with many industry-standard microcontrollers and microprocessors. The AD9520 serial control port is compatible with most synchronous transfer formats, including Philips I²C, Motorola* SPI*, and Intel* SSR protocols. The AD9520 I²C implementation deviates from the classic I²C specification on two specifications, and these deviations are documented in Table 11 of this data sheet. The serial control port allows read/write access to all registers that configure the AD9520.

SPI/I²C PORT SELECTION

The AD9520 has two serial interfaces, SPI and I²C. Users can select either SPI or I²C depending on the states of the three logic level (high, open, low) input pins, SP1 and SP0. When both SP1 and SP0 are high, the SPI interface is active. Otherwise, I²C is active with eight different I²C slave address (seven bits wide) settings, see Table 35. The four MSBs of the slave address are hardware coded as 1011, and the three LSBs are programmed by SP1 and SP0.

Table 35. Serial Port Mode Selection

| SP1 | SP0 | Address |
|------|------|---------------------------|
| Low | Low | I ² C, 1011000 |
| Low | Open | I ² C, 1011001 |
| Low | High | I ² C, 1011010 |
| Open | Low | I ² C, 1011011 |
| Open | Open | I ² C, 1011100 |
| Open | High | I ² C, 1011101 |
| High | Low | I ² C, 1011110 |
| High | Open | I ² C, 1011111 |
| High | High | SPI |

I²C SERIAL PORT OPERATION

The AD9520 I²C port is based on the I²C fast mode standard. The AD9520 supports both I²C protocols: standard mode (100 kHz) and fast mode (400 kHz).

The AD9520 I²C port has a 2-wire interface consisting of a serial data line (SDA) and a serial clock line (SCL). In an I²C bus system, the AD9520 is connected to the serial bus (data bus SDA and clock bus SCL) as a slave device, meaning that no clock is generated by the AD9520. The AD9520 uses direct 16-bit (two bytes) memory addressing instead of traditional 8-bit (one byte) memory addressing.


I²C Bus Characteristics

Table 36. I²C Bus Definitions

| Abbreviation | Definition |
|--------------|----------------|
| S | Start |
| Sr | Repeated start |
| Р | Stop |
| A | Acknowledge |
| Ā | No acknowledge |
| W | Write |
| R | Read |


One pulse on the SCL clock line is generated for each data bit transferred.

The data on the SDA line must not change during the high period of the clock. The state of the data line can change only when the clock on the SCL line is low.




A start condition is a transition from high to low on the SDA line while SCL is high. The start condition is always generated by the master to initialize the data transfer.

A stop condition is a transition from low to high on the SDA line while SCL is high. The stop condition is always generated by the master to end the data transfer.



A byte on the SDA line is always eight bits long. An acknowledge bit must follow every byte. Bytes are sent MSB first.

The acknowledge bit is the ninth bit attached to any 8-bit data byte. An acknowledge bit is always generated by the receiving device (receiver) to inform the transmitter that the byte has been received. It is done by pulling the SDA line low during the ninth clock pulse after each 8-bit data byte.



The no acknowledge bit is the ninth bit attached to any 8-bit data byte. A no acknowledge bit is always generated by the receiving device (receiver) to inform the transmitter that the byte has not been received. It is done by leaving the SDA line high during the ninth clock pulse after each 8-bit data byte.

Data Transfer Process

The master initiates data transfer by asserting a start condition. This indicates that a data stream follows. All I²C slave devices connected to the serial bus respond to the start condition.

The master then sends an 8-bit address byte over the SDA line, consisting of a 7-bit slave address (MSB first) plus an R/\overline{W} bit. This bit determines the direction of the data transfer, that is, whether data is written to or read from the slave device (0 = write, 1 = read).

The peripheral whose address corresponds to the transmitted address responds by sending an acknowledge bit. All other devices on the bus remain idle while the selected device waits for data to be read from or written to it. If the R/\overline{W} bit is 0, the master (transmitter) writes to the slave device (receiver). If the R/\overline{W} bit is 1, the master (receiver) reads from the slave device (transmitter).

The format for these commands is described in the Data Transfer Format section.

Data is then sent over the serial bus in the format of nine clock pulses, one data byte (8-bit) from either master (write mode) or slave (read mode), followed by an acknowledge bit from the receiving device. The number of bytes that can be transmitted per transfer is unrestricted. In write mode, the first two data bytes immediately after the slave address byte are the internal memory (control registers) address bytes with the high address byte first. This addressing scheme gives a memory address up to $2^{16} - 1 = 65,535$. The data bytes after these two memory address bytes are register data written into the control registers. In read mode, the data bytes after the slave address byte are register data read from the control registers.

When all data bytes are read or written, stop conditions are established. In write mode, the master (transmitter) asserts a stop condition to end data transfer during the (10th) clock pulse following the acknowledge bit for the last data byte from the slave device (receiver). In read mode, the master device (receiver) receives the last data byte from the slave device (transmitter) but does not pull it low during the ninth clock pulse. This is known as a no acknowledge bit. By receiving the no acknowledge bit, the slave device knows that the data transfer is finished and releases the SDA line. The master then takes the data line low during the low period before the 10th clock pulse and high during the 10th clock pulse to assert a stop condition.

A repeated start (Sr) condition can be used in place of a stop condition. Furthermore, a start or stop condition can occur at any time, and partially transferred bytes are discarded.

Data Transfer Format

Send byte format—the send byte protocol is used to set up the register address for subsequent commands.

| S Slave Address W A RAM Address High Byte A RAM Add | A RAM Address Low Byte A | |
|---|--------------------------|--|
| | | |

Write byte format—the write byte protocol is used to write a register address to the RAM starting from the specified RAM address.

| | | | | RAM Address | | RAM Address | | | | | | | | |
|---|---------------|---|---|--------------------|---|--------------------|---|------------|---|------------|---|------------|---|---|
| S | Slave Address | W | Α | High Byte | Α | Low Byte | Α | RAM Data 0 | Α | RAM Data 1 | Α | RAM Data 2 | Α | Ρ |
| | | | | | | | | | | | | | | |

Receive byte format—the receive byte protocol is used to read the data byte(s) from RAM starting from the current address.

| S | Slave Address | R | Α | RAM Data 0 | Α | RAM Data 1 | Α | RAM Data 2 | Ā | Ρ |
|---|---------------|---|---|------------|---|------------|---|------------|---|---|
| | | | | | | | | | | |

Read byte format—the combined format of the send byte and the receive byte.

| ~ | Slave | | | RAM Address | • | RAM Address | • | ~ | Slave | • | | RAM | • | RAM | | RAM | _ | |
|---|---------|---|---|-------------|---|-------------|---|----|---------|---|---|--------|---|--------|---|--------|---|---|
| 2 | Address | W | Α | High Byte | A | Low Byte | A | Sr | Address | к | Α | Data 0 | Α | Data 1 | A | Data 2 | A | Р |

I²C Serial Port Timing




Table 37. I²C Timing Definitions

| Parameter | Description |
|-------------------|---|
| f _{I2C} | I ² C clock frequency |
| tidle | Bus idle time between stop and start conditions |
| thld; str | Hold time for repeated start condition |
| tset; str | Setup time for repeated start condition |
| tset; stp | Setup time for stop condition |
| thld; dat | Hold time for data |
| tset; dat | Setup time for data |
| t _{LOW} | Duration of SCL clock low |
| t _{HIGH} | Duration of SCL clock high |
| t _{RISE} | SCL/SDA rise time |
| t _{FALL} | SCL/SDA fall time |
| tspike | Voltage spike pulse width that must be suppressed by the input filter |

SPI SERIAL PORT OPERATION

Pin Descriptions

SCLK (serial clock) is the serial shift clock. This pin is an input. SCLK is used to synchronize serial control port reads and writes. Write data bits are registered on the rising edge of this clock, and read data bits are registered on the falling edge. This pin is internally pulled down by a 30 k Ω resistor to ground.

SDIO (serial data input/output) is a dual-purpose pin and acts either as an input only (unidirectional mode) or as an input/ output (bidirectional mode). The AD9520 defaults to the bidirectional I/O mode (0x000[7] = 0b).

SDO (serial data out) is used only in the unidirectional I/O mode (0x000[7]) as a separate output pin for reading back data.

 $\overline{\text{CS}}$ (chip select bar) is an active low control that gates the read and write cycles. When $\overline{\text{CS}}$ is high, SDO and SDIO are in a high impedance state. This pin is internally pulled up by a 30 k Ω resistor to VS.




Figure 49. Serial Control Port

SPI Mode Operation

In SPI mode, single or multiple byte transfers are supported, as well as MSB first or LSB first transfer formats. The AD9520 serial control port can be configured for a single bidirectional I/O pin (SDIO only) or for two unidirectional I/O pins (SDIO/ SDO). By default, the AD9520 is in bidirectional mode. Short instruction mode (8-bit instruction) is not supported. Only long (16-bit) instruction mode is supported.

A write or a read operation to the AD9520 is initiated by pulling \overline{CS} low.

The \overline{CS} stalled high mode is supported in data transfers where three or fewer bytes of data (plus instruction data) are transferred (see Table 38). In this mode, the \overline{CS} pin can temporarily return high on any byte boundary, allowing time for the system controller to process the next byte. \overline{CS} can go high on byte boundaries only and can go high during either part (instruction or data) of the transfer.

During this period, the serial control port state machine enters a wait state until all data is sent. If the system controller decides to abort the transfer before all of the data is sent, the state machine must be reset by either completing the remaining transfers or by returning \overline{CS} low for at least one complete SCLK cycle (but fewer than eight SCLK cycles). Raising the \overline{CS} pin on a nonbyte boundary terminates the serial transfer and flushes the buffer.

In the streaming mode (see Table 38), any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented (see the SPI MSB/LSB First Transfers section). \overline{CS} must be raised at the end of the last byte to be transferred, thereby ending streaming mode.

Communication Cycle—Instruction Plus Data

There are two parts to a communication cycle with the AD9520. The first part writes a 16-bit instruction word into the AD9520, coincident with the first 16 SCLK rising edges. The instruction word provides the AD9520 serial control port with information regarding the data transfer, which is the second part of the communication cycle. The instruction word defines whether the upcoming data transfer is a read or a write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer.

Write

If the instruction word is for a write operation, the second part is the transfer of data into the serial control port buffer of the AD9520. Data bits are registered on the rising edge of SCLK.

The length of the transfer (one, two, or three bytes or streaming mode) is indicated by two bits (W1:W0) in the instruction byte. When the transfer is one, two, or three bytes, but not streaming, \overline{CS} can be raised after each sequence of eight bits to stall the bus (except after the last byte, where it ends the cycle). When the bus is stalled, the serial transfer resumes when \overline{CS} is lowered. Raising the \overline{CS} pin on a nonbyte boundary resets the serial control port. During a write, streaming mode does not skip over reserved or blank registers, and the user can write 0x00 to the reserved register addresses.

Because data is written into a serial control port buffer area, not directly into the actual control registers of the AD9520, an additional operation is needed to transfer the serial control port buffer contents to the actual control registers of the AD9520, thereby causing them to become active. The update registers operation consists of setting 0x232[0] = 1b (this bit is self-clearing). Any number of bytes of data can be changed before executing an update registers. The update registers simultaneously actuates all register changes that have been written to the buffer since any previous update.

Read

The AD9520 supports only the long instruction mode. If the instruction word is for a read operation, the next N × 8 SCLK cycles clock out the data from the address specified in the instruction word, where N is 1 to 3 as determined by W1:W0. If N = 4, the read operation is in streaming mode, continuing until $\overline{\text{CS}}$ is raised. Streaming mode does not skip over reserved or blank registers. The readback data is valid on the falling edge of SCLK.

The default mode of the AD9520 serial control port is the bidirectional mode. In bidirectional mode, both the sent data and the readback data appear on the SDIO pin. It is also possible to set the AD9520 to unidirectional mode (0x000[7] = 1 and 0x000[0] = 1). In unidirectional mode, the readback data appears on the SDO pin.

A readback request reads the data that is in the serial control port buffer area or the data that is in the active registers (see Figure 50). Readback of the buffer or active registers is controlled by 0x004[0].

The AD9520 uses Register Address 0x000 to Register Address 0xB03.




Figure 50. Relationship Between Serial Control Port Buffer Registers and Active Registers of the AD9520

SPI INSTRUCTION WORD (16 BITS)

The MSB of the instruction word is R/\overline{W} , which indicates whether the instruction is a read or a write. The next two bits (W1:W0) indicate the length of the transfer in bytes. The final 13 bits are the address (A12:A0) at which to begin the read or write operation.

For a write, the instruction word is followed by the number of bytes of data indicated by Bits[W1:W0], see Table 38.

Table 38. Byte Transfer Count

| W1 | WO | Bytes to Transfer | | | | |
|----|----|-------------------|--|--|--|--|
| 0 | 0 | 1 | | | | |
| 0 | 1 | 2 | | | | |
| 1 | 0 | 3 | | | | |
| 1 | 1 | Streaming mode | | | | |

Bits[A12:A0] select the address within the register map that is written to or read from during the data transfer portion of the communications cycle. Only Bits[A9:A0] are needed to cover the range of the 0x232 registers used by the AD9520. Bits[A12:A10] must always be 0b. For multibyte transfers, this address is the starting byte address. In MSB first mode, subsequent bytes increment the address.

SPI MSB/LSB FIRST TRANSFERS

The AD9520 instruction word and byte data can be MSB first or LSB first. Any data written to 0x000 must be mirrored; the upper four bits ([7:4]) must mirror the lower four bits ([3:0]). This makes it irrelevant whether LSB first or MSB first is in effect. As an example of this mirroring, see the default setting for 0x000, which mirrors Bit 4 and Bit 3. This sets the long instruction mode, which is the default and the only mode supported.

The default for the AD9520 is MSB first.

When LSB first is set by 0x000[1] and 0x000[6], it takes effect immediately because it only affects the operation of the serial control port and does not require that an update be executed.


When MSB first mode is active, the instruction and data bytes must be written from MSB to LSB. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes must follow in order from the high address to the low address. In MSB first mode, the serial control port internal address generator decrements for each data byte of the multibyte transfer cycle.

When LSB first is active, the instruction and data bytes must be written from LSB to MSB. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. In a multibyte transfer cycle, the internal byte address generator of the serial port increments for each byte.

The AD9520 serial control port register address decrements from the register address just written toward 0x000 for multibyte I/O operations if the MSB first mode is active (default). If the LSB first mode is active, the register address of the serial control port increments from the address just written toward 0x232 for multibyte I/O operations.

Streaming mode always terminates when it reaches 0x232. Note that unused addresses are not skipped during multibyte I/O operations.

| Write Mode | Address Direction | Stop Sequence |
|------------|-------------------|---------------------------|
| LSB first | Increment | 0x230, 0x231, 0x232, stop |
| MSB first | Decrement | 0x001, 0x000, 0x232, stop |






Table 41. Serial Control Port Timing

| Parameter | Description |
|-------------------|---|
| t _{DS} | Setup time between data and rising edge of SCLK |
| t _{DH} | Hold time between data and rising edge of SCLK |
| t clk | Period of the clock |
| ts | Setup time between the \overline{CS} falling edge and SCLK rising edge (start of communication cycle) |
| tc | Setup time between SCLK rising edge and the \overline{CS} rising edge (end of communication cycle) |
| t _{HIGH} | Minimum period that SCLK should be in a logic high state |
| t _{LOW} | Minimum period that SCLK should be in a logic low state |
| t _{DV} | SCLK to valid SDIO and SDO (see Figure 54) |

EEPROM OPERATIONS

The AD9520 contains an internal EEPROM (nonvolatile memory). The EEPROM can be programmed by users to create and store a user-defined register setting file when the power is off. This setting file can be used for power-up and chip reset as a default setting. The EEPROM size is 512 bytes.

During the data transfer process, the write and read registers via the serial port are generally not available except for one readback register, STATUS_EEPROM.

To determine the data transfer state through the serial port in SPI mode, users can read the value of STATUS_EEPROM (1 = in process and 0 = completed).

In I²C mode, the user can address the AD9520 slave port with the external I²C master (send an address byte to the AD9520). If the AD9520 responds with a no acknowledge bit, the data transfer process is not done. If the AD9520 responds with an acknowledge bit, the data transfer process is completed. The user can monitor the STATUS_EEPROM register or program the STATUS pin to monitor the status of the data transfer.

WRITING TO THE EEPROM

The EEPROM cannot be programmed directly through the serial port interface. To program the EEPROM and store a register setting file, do the following:

- 1. Program the AD9520 registers to the desired circuit state.
- 2. Program the EEPROM buffer registers, if necessary (see the Programming the EEPROM Buffer Segment section).

This is only necessary if users want to use the EEPROM to control the default setting of some (but not all) of the AD9520 registers, or if they want to control the register setting update sequence during power-up or chip reset.

- 3. Set the enable EEPROM write bit (0xB02[0]) to 1 to enable the EEPROM.
- 4. Set the REG2EEPROM bit (0xB03[0]) to 1.
- 5. Set the IO_UPDATE bit (0x232[0]) to 1, which starts the process of writing data into the EEPROM to create the EEPROM setting file. This enables the AD9520 EEPROM controller to transfer the current register values, as well as the memory address and instruction bytes from the EEPROM buffer segment, into the EEPROM. After the write process is completed, the internal controller sets 0xB03[0] (REG2EEPROM) back to 0.

The readback register STATUS_EEPROM (0xB00[0]) is used to indicate the data transfer status between the EEPROM and the control registers (0 = done/inactive; 1 = in process/ active). At the beginning of the data transfer, STATUS_EEPROM is set to 1 by the EEPROM controller and cleared to 0 at the end of the data transfer. The user can access STATUS_EEPROM through the STATUS pin when the STATUS pin is programmed to monitor STATUS_EEPROM. Alternatively, the user can monitor the STATUS_EEPROM bit.

 After the data transfer process is done (0xB00[0] = 0), set the enable EEPROM write register (0xB02[0]) to 0 to disable writing to the EEPROM.

To verify that the data transfer has completed correctly, the user can verify that $0 \times B01[0] = 0$. A value of 1 in this register indicates a data transfer error.

READING FROM THE EEPROM

The following reset-related events can start the process of restoring the settings stored in EEPROM to control registers.

When the EEPROM pin is set high, do any of the following:

- 1. Power-up the AD9520.
- 2. Perform a hardware chip reset by pulling the RESET pin low, and then releasing RESET.
- 3. Set the self-clearing soft reset bit (0x000[5]) to 1.

When the EEPROM pin is set low, set the self-clearing Soft_EEPROM bit (0xB02[1]) to 1. The AD9520 then starts to read the EEPROM and loads the values into the AD9520.

If the EEPROM pin is low during reset or power-up, the EEPROM is not active, and the AD9520 default values are loaded instead.

To verify that the data transfer has completed correctly, the user can verify that $0 \times B01[0] = 0$. A value of 1 in this register indicates a data transfer error.

PROGRAMMING THE EEPROM BUFFER SEGMENT

The EEPROM buffer segment is a register space on the AD9520 that allows the user to specify which groups of registers are stored to the EEPROM during EEPROM programming. Normally, this segment does not need to be programmed by the user. Instead, the default power-up values for the EEPROM buffer segment allow the user to store all of the AD9520 register values from Register 0x000 to Register 0x231 to the EEPROM.

For example, if users want to load only the output driver settings from the EEPROM without disturbing the PLL register settings currently stored in the AD9520, they can alter the EEPROM buffer segment to include only the registers that apply to the output drivers and exclude the registers that apply to the PLL configuration.

There are two parts to the EEPROM buffer segment: register section definition groups and operational codes. Each register section definition group contains the starting address and number of bytes to be written to the EEPROM.

If the AD9520 register map were continuous from Address 0x000 to Address 0x232, only one register section definition group would consist of a starting address of 0x000 and a length of 563 bytes. However, this is not the case. The AD9520 register map is noncontiguous, and the EEPROM is only 512 bytes long. Therefore, the register section definition group tells the EEPROM controller how the AD9520 register map is segmented.

There are three operational codes: IO_UPDATE, end-of-data, and pseudo-end-of-data. It is important that the EEPROM buffer segment always have either an end-of-data or a pseudo-end-of-data operational code and that an IO_UPDATE operation code appear at least once before the end-of-data op code.

Register Section Definition Group

The register section definition group is used to define a continuous register section for the EEPROM profile. It consists of three bytes. The first byte defines how many continuous register bytes are in this group. If the user puts 0x000 in the first byte, it means there is only one byte in this group. If the user puts 0x001, it means there are two bytes in this group. The maximum number of registers in one group is 128.

The next two bytes are the low byte and high byte of the memory address (16-bit) of the first register in this group.

IO_UPDATE (Operational Code 0x80)

The EEPROM controller uses this operational code to generate an IO_UPDATE signal to update the active control register bank from the buffer register bank during the download process.

At a minimum, there should be at least one IO_UPDATE operational code after the end of the final register section definition group. This is needed is so that at least one IO_UPDATE occurs after all of the AD9520 registers are loaded when the EEPROM is read. If this operational code is absent during a write to the EEPROM, the register values loaded from the EEPROM are not transferred to the active register space, and these values do not take effect after they are loaded from the EEPROM to the AD9520.

End-of-Data (Operational Code 0xFF)

The EEPROM controller uses this operational code to terminate the data transfer process between EEPROM and the control register during the upload and download process. The last item appearing in the EEPROM buffer segment should be either this operational code or the pseudo-end-of-data operational code.

Pseudo-End-of-Data (Operational Code 0xFE)

The AD9520 EEPROM buffer segment has 23 bytes that can contain up to seven register section definition groups. If users want to define more than seven register section definition groups, the pseudo-end-of-data operational code can be used. During the upload process, when the EEPROM controller receives the pseudo-end-of-data operational code, it halts the data transfer process, clears the REG2EEPROM bit, and enables the AD9520 serial port. Users can then program the EEPROM buffer segment again and reinitiate the data transfer process by setting the REG2EEPROM bit (0xB03) to 1 and the IO_UPDATE register (0x232) to 1. The internal I²C master then begins writing to the EEPROM starting from the EEPROM address held from the last writing.

This sequence enables more discrete instructions to be written to the EEPROM than would otherwise be possible due to the limited size of the EEPROM buffer segment. It also permits the user to write to the same register multiple times with a different value each time.

| Table 42 | Example of EEPROM Buffer Segment | t |
|------------|---|---|
| 1 abic 42. | Example of EEI ROW Durier Segment | L |

| Reg Addr (Hex) | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) |
|---------------------|-------------|--|-----------|----------------|---------------|---------------|---------------|-------------|
| Start EEPROM Buffer | Segment | | | | • | | | • |
| 0xA00 | 0 | 0 Number of bytes [6:0] of the first group of registers | | | | | | |
| 0xA01 | | Address [15:8] of the first group of registers | | | | | | |
| 0xA02 | | | Address | [7:0] of the | first group | of registers | | |
| 0xA03 | 0 | 0 Number of bytes [6:0] of the second group of registers | | | | | | |
| 0xA04 | | Address [15:8] of the second group of registers | | | | | | |
| 0xA05 | | | Address [| 7:0] of the se | econd grou | o of register | s | |
| 0xA06 | 0 | | N | umber of by | /tes [6:0] of | the third gro | oup of regist | ters |
| 0xA07 | | | Address | [15:8] of the | third group | of registers | | |
| 0xA08 | | | Address | [7:0] of the t | third group | of registers | | |
| 0xA09 | | IO_UPDATE operational code (0x80) | | | | | | |
| 0xA0A | | | End- | of-data opei | rational coc | le (0xFF) | | |

THERMAL PERFORMANCE

| Table 43. Thermal Pa | arameters for 64-Lead LFCSP |
|----------------------|-----------------------------|
|----------------------|-----------------------------|

| Symbol | Thermal Characteristic Using a JEDEC JESD51-7 Plus JEDEC JESD51-5 2S2P Test Board | Value (°C/W) |
|-------------|--|--------------|
| θ」 | Junction-to-ambient thermal resistance, 0.0 m/sec airflow per JEDEC JESD51-2 (still air) | 22.0 |
| θјма | Junction-to-ambient thermal resistance, 1.0 m/sec airflow per JEDEC JESD51-6 (moving air) | 19.2 |
| θјма | Junction-to-ambient thermal resistance, 2.0 m/sec airflow per JEDEC JESD51-6 (moving air) | 17.2 |
| Ψ_{JB} | Junction-to-board characterization parameter, 1.0 m/sec airflow per JEDEC JESD51-6 (moving air) and JEDEC JESD51-8 | 11.6 |
| θις | Junction-to-case thermal resistance (die-to-heat sink) per MIL-Std 883, Method 1012.1 | 1.3 |
| ψ_{JT} | Junction-to-top-of-package characterization parameter, 0 m/sec airflow per JEDEC JESD51-2 (still air) | 0.1 |

The AD9520 is specified for a case temperature (T_{CASE}). To ensure that T_{CASE} is not exceeded, an airflow source can be used.

Use the following equation to determine the junction temperature on the application PCB:

 $T_J = T_{CASE} + (\Psi_{JT} \times PD)$

where:

 T_J is the junction temperature (°C).

 T_{CASE} is the case temperature (°C) measured by the user at the top center of the package.

 Ψ_{JT} is the value from Table 43.

PD is the power dissipation (see the total power dissipation in Table 15.)

Values of θ_{JA} are provided for package comparison and PCB design considerations. θ_{JA} can be used for a first-order approximation of T_J by the equation

 $T_J = T_A + (\theta_{JA} \times PD)$

where T_A is the ambient temperature (°C).

Values of θ_{JC} are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of Ψ_{IB} are provided for package comparison and PCB design considerations.

REGISTER MAP

Register addresses that are not listed in Table 44 are not used, and writing to those registers has no effect. The user should avoid writing values other than 00h to register addresses marked unused.

Table 44. Register Map Overview

| Addr (Hex) | Parameter | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Defau Value (Hex) | |
|------------------|--|--|---|---|---|--------------------------------------|-----------------------------------|--------------------------------|-------------------------------------|-------------------------|--|
| | ort Configuratio | | DILO | DILD | DIL 4 | DICS | DIL Z | | BILU (L3B) | (nex) | |
| 000 | Serial port config (SPI mode) | SDO active | LSB first/ addr incr | Soft reset (self- clearing) | Unused | Unused | Soft reset (self- clearing) | LSB first/ addr incr | SDO active | 00 | |
| | Serial port config (I ² C mode) | Unuse | d | Soft reset (self- clearing) | Unused Unused Soft reset (self- clearing) | | Unu | Unused | | | |
| 001 | | | Unused | | | | | | | | |
| 002 | | | Reserved (read-only) | | | | | | | | |
| 003 | | | Reserved (read-only) | | | | | | | | |
| 004 | Readback control | | | | Unused | | | | Readback active regs | 00 | |
| EPRO | MID | | | | | | | | | | |
| 005 | EEPROM | | | | EEPROM cust | omer version ID (I | LSB) | | | 00 | |
| 006 | customer version ID | | EEPROM customer version ID (MSB) | | | | | | | 00 | |
| 007 :0 00F | | | | | | Unused | | | | 00 | |
| PLL | | - | | | | | | | | | |
| 010 | PFD charge pump | PFD polarity | Charge pump cur | | ge pump current Charge pump mode PLL power-down | | | | PLL power-down | | |
| 011 | Descenter | | 14-bit R counter, Bits[7:0] (LSB) | | | | | | | 01 | |
|)12 | R counter | Unuse | Unused 14-bit R counter, Bits[13:8] (MSB) | | | | | | | 00 | |
|)13 | A counter | Unuse | d | | | 6-bi | t A counter | | | 00 | |
|)14 | | | | | 13-bit B cou | unter, Bits[7:0] (LS | B) | | | 03 | |
|)15 | B counter | | Unused | | 13-bit B counter, Bits[12:8] (MSB) | | | | | | |
| 016 | PLL_CTRL_1 | Set CP pin to VCP/2 | Reset R counter | Reset A and B counters | Reset all counters | B counter bypass | | Prescaler P | | 06 | |
|)17 | PLL_CTRL_2 | | | STATUS pi | in control | • | | Antibacklash | pulse width | 00 | |
| 018 | PLL_CTRL_3 | Enable CMOS reference input dc offset | | detect nter | Digital lock detect window | Disable digital lock detect | | Unused | · | 06 | |
| 019 | PLL_CTRL_4 | <u>R, A, B</u> cou SYNC pin | | | R path dela | у | | N path delay | | 00 | |
| 01A | PLL_CTRL_5 | Enable STATUS pin divider | Ref freq monitor threshold | | | LD | pin control | | | 00 | |
| 01B | PLL_CTRL_6 | Enable CLK frequency monitor | Enable REF2 (REFIN) frequency monitor | Enable REF1 (REFIN) frequency monitor | | | REFMON pin control | | | | |
| 01C | PLL_CTRL_7 | Disable switchover deglitch | Select REF2 | Use REF_SEL pin | Enable automatic reference switchover | Stay on REF2 | Enable REF2 | Enable REF1 | Enable differential reference | 00 | |
| 01D | PLL_CTRL_8 | Enable Status_EEPROM at STATUS pin | Enable XTAL OSC | Enable clock doubler | Disable PLL status register | Enable LD pin comparator | Unused | Enable external holdover | Enable holdover | 80 | |

| Addr (Hex) | Parameter | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Defau Value (Hex) |
|------------------|-----------------------------|------------------------------------|-----------------------------|----------------------------|----------------------------|----------------------------|-----------------------------|-----------------------------------|-------------------------------|-------------------------|
| 01E | PLL_CTRL_9 | _9 Unused Enable Unused zero delay | | | | | | 00 | | |
| 01F | PLL_Readback (read-only) | Unus | ed | d Holdover active | | CLK freq > threshold | REF2 freq > threshold | REF1 freq > threshold | Digital lock detect | N/A |
| Dutput | Driver Control | • | | | | • | | | | • |
|)F0 | OUT0 control | OUT0 format | config | OUT0 CMOS configuration | | OUT0 polarity | | JT0 LVPECL ential voltage | OUT0 LVPECL power-down | 64 |
| DF1 | OUT1 control | OUT1 format | | OUT1 CMOS configuration | | 1 polarity | | JT1 LVPECL ential voltage | OUT1 LVPECL power-down | 64 |
| DF2 | OUT2 control | OUT2 format | | OUT2 CMOS configuration | | 2 polarity | | JT2 LVPECL ential voltage | OUT2 LVPECL power-down | 64 |
| OF3 | OUT3 control | OUT3 format | | OUT3 CMOS configuration | | 3 polarity | | JT3 LVPECL ential voltage | OUT3 LVPECL power-down | 64 |
|)F4 | OUT4 control | OUT4 format | OUT4 CMOS configuration | | OUT | 4 polarity | | JT4 LVPECL ential voltage | OUT4 LVPECL power-down | 64 |
| DF5 | OUT5 control | OUT5 format | OUT5 CMOS configuration | | OUT | 5 polarity | | JT5 LVPECL ential voltage | OUT5 LVPECL power-down | 64 |
| DF6 | OUT6 control | OUT6 format | OUT6 CMOS configuration | | OUT | 6 polarity | | JT6 LVPECL ential voltage | OUT6 LVPECL power-down | 64 |
| DF7 | OUT7 control | OUT7 format | | OUT7 CMOS configuration | | 7 polarity | | JT7 LVPECL ential voltage | OUT7 LVPECL power-down | 64 |
| OF8 | OUT8 control | OUT8 format | | CMOS uration | OUT8 polarity | | | JT8 LVPECL ential voltage | OUT8 LVPECL power-down | 64 |
| 0F9 | OUT9 control | OUT9 format | | CMOS uration | OUT9 polarity | | | JT9 LVPECL ential voltage | OUT9 LVPECL power-down | 64 |
| OFA | OUT10 control | OUT10 format | | CMOS uration | OUT10 polarity | | | T10 LVPECL ential voltage | OUT10 LVPECL power-down | 64 |
| OFB | OUT11 control | OUT11 format | | CMOS uration | OUT | 11 polarity | | T11 LVPECL ential voltage | OUT11 LVPECL power-down | 64 |
| OFC | Enable output on CSDLD | CSDLD En OUT7 | CSDLD En OUT6 | CSDLD En OUT5 | CSDLD En OUT4 | CSDLD En OUT3 | CSDLD En OUT2 | CSDLD En OUT1 | CSDLD En OUT0 | 00 |
|)FD | Enable output on CSDLD | | Unuse | ed | | CSDLD En OUT11 | CSDLD En OUT10 | CSDLD En OUT9 | CSDLD En OUT8 | 00 |
| ofe :0 18F | | | | | | Unused | | | | 00 |
| .VPEC | L Channel Divide | ers | | | | - | | | | 1 |
| 190 | Divider 0 | | Divider 0 lov | · · | 1 | | | r 0 high cycles | | 77 |
| 191 | (PECL) | Divider 0 bypass | Divider 0 ignore SYNC | Divider 0 force high | Divider 0 start high | | | Divider 0 phase offset | | 00 |
| 192 | | | | Unused | | | Channel 0 power- down | Channel 0 direct-to- output | Disable Divider 0 DCC | 00 |

| Addr (Hov) | Davamatar | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Defaul Value |
|----------------------|---|---------------------|---|----------------------------|-------------------------|-----------------------------|-----------------------------|---|------------------------------|-----------------|
| (Hex) 193 | Parameter Divider 1 | BIT 7 (MSB) | Divider 1 lov | | BIT 4 | BIT 3 | | r 1 high cycles | BIT 0 (LSB) | (Hex) 33 |
| 194 | (PECL) | Divider 1 bypass | Divider 1 ignore SYNC | Divider 1 force high | Divider 1 start high | Divider 1 phase offset | | | | 00 |
| 195 | | | Unuse | ed | L | Unused | Channel 1 power- down | Channel 1 direct-to- output | Disable Divider 1 DCC | 00 |
| 196 | Divider 2 | | Divider 2 lov | w cycles | | | Divide | r 2 high cycles | • | 11 |
| 197 | (PECL) | Divider 2 bypass | Divider 2 ignore SYNC | Divider 2 force high | Divider 2 start high | | - | Divider 2 nase offset | | 00 |
| 198 | | | Unuse | ed | | Unused | Channel 2 power- down | Channel 2 direct-to- output | Disable Divider 2 DCC | 00 |
| 199 | Divider 3 | | Divider 3 lov | w cycles | | | Divide | r 3 high cycles | | 00 |
| 19A | (PECL) | Divider 3 bypass | Divider 3 ignore SYNC | Divider 3 force high | Divider 3 start high | | | Divider 3 nase offset | | 00 |
| 19B | | | Unused Unused Ch | | | | | Channel 3 direct-to- output | Disable Divider 3 DCC | 00 |
| 19C to 1DF | | | Unused | | | | | | 00 | |
| | vider and CLK I | nput | | | | | | | | |
| 1E0 | VCO divider | | Unused Unused VCO divider | | | | | | 00 | |
| 1E1 | Input CLKs | Unused | ed Unused Power - Reserved Bypass (default = 01b) down clock input section | | | | VCO | 20 | | |
| 1E2 to 22A | | | | | | Unused | | | | 00 |
| System | | | | | | - | 1 | | - | 1 |
| 230 | Power-down and SYNC | | Unuse | ed | | Disable power-on SYNC | Power- down SYNC | Power- down distribution reference | Soft SYNC | 00 |
| 231 | | | Unuse | ed | | | | Unused | | 00 |
| Update 232 | All Registers | | | | Unused | | | | IO_UPDATE (self-clearing) | 00 |
| 233 to 9FF | | | | | | Unused | | | (self-cleaning) | 00 |
| | M Buffer Segme | | | | | | | | | 1 |
| A00 | EEPROM Buffer Segment Register 1 | 0 | | EEPROM E | 3uffer Segmer | nt Register 1 (def | ault: number | of bytes for Group | 5 1) | 00 |
| A01 | EEPROM Buffer Segment Register 2 | E | EEPROM Buffer Segment Register 2 (default: Bits[15:8] of starting register address for Group 1) | | | | | | | 00 |
| A02 | EEPROM Buffer Segment Register 3 | E | EPROM Buffer | Segment Rec | gister 3 (defau | ılt: Bits[7:0] of sta | arting register | address for Group | o 1) | 00 |
| A03 | EEPROM Buffer Segment Register 4 | 0 | | EEPROM E | Buffer Segmer | nt Register 4 (def | ault: number | of bytes for Group | 0 2) | 02 |

| Addr (Hex) | Parameter | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Default Value (Hex) |
|---------------|--|-------------|---|---------------|-----------------|--------------------|-------------------|---------------------|-------------|---------------------------|
| A04 | EEPROM Buffer Segment Register 5 | | | | | | | iter address for G | | 00 |
| A05 | EEPROM Buffer Segment Register 6 | | EEPROM Buffe | | | | | ter address for Gr | | 04 |
| A06 | EEPROM Buffer Segment Register 7 | 0 | | | | | | er of bytes for Gro | | OE |
| A07 | EEPROM Buffer Segment Register 8 | | EEPROM Buffer Segment Register 8 (default: Bits[15:8] of starting register address for Group 3) EEPROM Buffer Segment Register 9 (default: Bits[7:0] of starting register address for Group 3) | | | | | | | |
| A08 | EEPROM Buffer Segment Register 9 | | EEPROM Buffe | er Segment Re | egister 9 (defa | ault: Bits[7:0] o | f starting regist | ter address for Gr | oup 3) | 10 |
| A09 | EEPROM Buffer Segment Register 10 | 0 | | | | | | | | |
| A0A | EEPROM Buffer Segment Register 11 | E | EEPROM Buffer Segment Register 11 (default: Bits[15:8] of starting register address for Group 4) | | | | | | | |
| AOB | EEPROM Buffer Segment Register 12 | E | EEPROM Buffer Segment Register 12 (default: Bits[7:0] of starting register address for Group 4) | | | | | | FO | |
| AOC | EEPROM Buffer Segment Register 13 | 0 | | EEPROM | Buffer Segme | ent Register 13 | (default: numb | per of bytes for G | roup 5) | OB |
| A0D | EEPROM Buffer Segment Register 14 | E | EPROM Buffer | r Segment Reg | gister 14 (defa | ault: Bits[15:8] | of starting regi | ster address for G | roup 5) | 01 |
| AOE | EEPROM Buffer Segment Register 15 | E | EPROM Buffe | er Segment Re | gister 15 (def | fault: Bits[7:0] c | of starting regis | ster address for G | roup 5) | 90 |
| AOF | EEPROM Buffer Segment Register 16 | 0 | | EEPROM | Buffer Segme | ent Register 16 | (default: numk | per of bytes for G | roup 6) | 01 |
| A10 | EEPROM Buffer Segment Register 17 | E | EPROM Buffer | r Segment Reg | gister 17 (defa | ault: Bits[15:8] | of starting regi | ster address for G | roup 6) | 01 |
| A11 | EEPROM Buffer Segment Register 18 | E | EEPROM Buffer Segment Register 18 (default: Bits[7:0] of starting register address for Group 6) | | | | | | | EO |
| A12 | EEPROM Buffer Segment Register 19 | 0 | 0 EEPROM Buffer Segment Register 19 (default: number of bytes for Group 7) | | | | | | | |
| A13 | EEPROM Buffer Segment Register 20 | E | EPROM Buffer | r Segment Reg | gister 20 (defa | ault: Bits[15:8] | of starting regi | ster address for G | roup 7) | 02 |

| Addr (Hex) | Parameter | Bit 7 (MSB) | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 (LSB) | Default Value (Hex) |
|------------------|--|-------------|--|--------------|----------------|-------------------|-------------------|----------------------|-------------------------------|---------------------------|
| A14 | EEPROM Buffer Segment Register 21 | E | EPROM Buffer | Segment Re | gister 21 (def | ault: Bits[7:0] o | f starting regist | ter address for Grou | p 7) | 30 |
| A15 | EEPROM Buffer Segment Register 22 | | EEPR | OM Buffer Se | egment Regis | ter 22 (default | : IO_UPDATE fr | om EEPROM) | | 80 |
| A16 | EEPROM Buffer Segment Register 23 | | EEPROM Buffer Segment Register 23 (default: end of data) | | | | | | | FF |
| A17 to AFF | | | | | | Unused | | | | 00 |
| EEPRO | M Control | | | | | | | | | |
| B00 | EEPROM status (read-only) | | | Ur | nused | | | Unused | STATUS_ EEPROM | 00 |
| B01 | EEPROM error checking (read-only) | | Unused Unused EEPROM data error | | | | | | 00 | |
| B02 | EEPROM Control 1 | | Unused Soft_EEPROM Enable (self-clearing) EEPROM write | | | | | | 00 | |
| B03 | EEPROM Control 2 | | | Ur | nused | | | Unused | REG2EEPROM (self-clearing) | 00 |

REGISTER MAP DESCRIPTIONS

Table 45 through Table 55 provide a detailed description of each of the control register functions. The registers are listed by hexadecimal address. Reference to a specific bit or range of bits within a register is indicated by squared brackets. For example, [3] refers to Bit 3 and [5:2] refers to the range of bits from Bit 5 through Bit 2.

| Reg Addr (Hex) | Bit(s) | Name | Description |
|----------------|--------|---------------------------|---|
| 000 | [7] | SDO active | Selects unidirectional or bidirectional data transfer mode. |
| | | | [7] = 0; SDIO pin used for write and read; SDO is high impedance (default). |
| | | | [7] = 1; SDO used for read; SDIO used for write; unidirectional mode. |
| 000 | [6] | LSB first/addr incr | SPI MSB or LSB data orientation. (This register is ignored in I ² C mode.) |
| | | | [6] = 0; data-oriented MSB first; addressing decrements (default). |
| | | | [6] = 1; data-oriented LSB first; addressing increments. |
| 000 | [5] | Soft reset | Soft reset. |
| | | | [5] = 1 (self-clearing). Soft reset; restores default values to internal registers. |
| 000 | [4] | Unused | |
| 000 | [3:0] | Mirror[7:4] | Bits[3:0] should always mirror Bits[7:4] so that it does not matter whether the part |
| | | | is in MSB or LSB first mode (see Register 0x000[6]). Set bits as follows: |
| | | | [0] = [7] |
| | | | [1] = [6] |
| | | | [2] = [5] |
| | | | [3] = [4] |
| 004 | [0] | Readback active registers | Select register bank used for a readback. |
| | | | [0] = 0; read back buffer registers (default). |
| | | | [0] = 1; read back active registers. |

Table 45. SPI Mode Serial Port Configuration

Table 46. I²C Mode Serial Port Configuration

| Reg Addr (Hex) | Bit(s) | Name | Description |
|----------------|--------|---------------------------|--|
| 000 | [7:6] | Unused | |
| 000 | [5] | Soft reset | Soft reset. |
| | | | [5] = 1 (self-clearing). Soft reset; restores default values to internal registers. |
| 000 | [4] | Unused | |
| 000 | [3:0] | Mirror[7:4] | Bits[3:0] should always mirror Bits[7:4] so that it does not matter whether the part is in MSB or LSB first mode (see Register 0x000[6]). Set bits as follows: |
| | | | [0] = [7] |
| | | | [1] = [6] |
| | | | [2] = [5] |
| | | | [3] = [4] |
| 004 | [0] | Readback active registers | Select register bank used for a readback. |
| | | | [0] = 0; read back buffer registers (default). |
| | | | [0] = 1; read back active registers. |

Table 47. EEPROM ID

| Reg Addr (Hex) | Bit(s) | Name | Description |
|----------------|--------|-------------------------------------|--|
| 005 | [7:0] | EEPROM customer version ID (LSB) | 16-bit EEPROM ID[7:0]. This register, along with 0x006, allows the user to store a unique ID to identify which version of the AD9520 register settings is stored in the EEPROM. It does not affect AD9520 operation in any way (default: 0x00). |
| 006 | [7:0] | EEPROM customer version ID (MSB) | 16-bit EEPROM ID[15:8]. This register, along with 0x005, allows the user to store a unique ID to identify which version of the AD9520 register settings is stored in the EEPROM. It does not affect AD9520 operation in any way (default: 0x00). |

| Reg. | | | | | | | | | | | |
|------|-------|---------------------------------------|---|--|------------|---|--|--|--|--|--|
| Addr | | Name | Dece | ription | | | | | | | |
| 010 | [7] | PFD polarity | | | nolarity | Negative polarity is for use (if needed) with external VCO/VCXO. | | | | | |
| 010 | [7] | TTD polarity | [7] = 0; positive (higher control voltage produces higher frequency) (default). | | | | | | | | |
| | | | | [7] = 0; positive (higher control voltage produces higher frequency) (default).[7] = 1; negative (higher control voltage produces lower frequency). | | | | | | | |
| 010 | [6:4] | CP current | | | | (with CPRSET = 5.1 k Ω). | | | | | |
| 010 | [0.1] | | [6] | [5] | [4] | Ice (mA) | | | | | |
| | | | 0 | 0 | 0 | 0.6 | | | | | |
| | | | 0 | 0 | 1 | 1.2 | | | | | |
| | | | 0 | 1 | 0 | 1.8 | | | | | |
| | | | 0 | 1 | 1 | 2.4 | | | | | |
| | | | 1 | 0 | 0 | 3.0 | | | | | |
| | | | 1 | 0 | 1 | 3.6 | | | | | |
| | | | 1 | 1 | 0 | 4.2 | | | | | |
| | | | 1 | 1 | 1 | 4.8 (default) | | | | | |
| 010 | [3:2] | CP mode | Charg | ge pum | o operati | ng mode. | | | | | |
| | | | [3] | [2] | Charge | Pump Mode | | | | | |
| | | | 0 | 0 | High in | ipedance state. | | | | | |
| | | | 0 | 1 | Force so | purce current (pump-up). | | | | | |
| | | | 1 | 0 | | nk current (pump-down). | | | | | |
| | | | | | | Normal operation (default). | | | | | |
| 010 | [1:0] | PLL power- | PLL o | peratin | g mode. | | | | | | |
| | | down | [1] | [0] | Mode | | | | | | |
| | | | 0 | 0 | | operation; this mode must be selected to use the PLL. | | | | | |
| | | | 0 | 1 | - | ronous power-down (default). | | | | | |
| | | | 1 | 0 | Unused | - | | | | | |
| 011 | [7.0] | 14 hit Desumber | l Defer | | | phous power-down. | | | | | |
| 011 | [7:0] | Bits[7:0] (LSB) | 14 bit | ts long. | The lowe | s—lower eight bits. The reference divider (also called the R divider or R counter) is register (default: 0x01). | | | | | |
| 012 | [5:0] | 14-bit R counter, Bits[13:8] (MSB) | 14 bit | ts long. | The uppe | Bs—upper six bits. The reference divider (also called the R divider or R counter) is er six bits are in this register (default: 0x00). | | | | | |
| 013 | [5:0] | 6-bit A counter | Α ςοι | unter (pa | art of N d | ivider). The N divider is also called the feedback divider (default: 0x00). | | | | | |
| 014 | [7:0] | 13-bit B counter, Bits[7:0] (LSB) | B cou | inter (pa | art of N d | ivider)—lower eight bits. The N divider is also called the feedback divider (default: 0x03) | | | | | |
| 015 | [4:0] | 13-bit B counter, Bits[12:8] (MSB) | B cou | inter (pa | art of N d | ivider)—upper five bits. The N divider is also called the feedback divider (default: 0x00). | | | | | |
| 016 | [7] | Set CP pin | Sets t | the CP p | in to one | -half of the VCP supply voltage. | | | | | |
| | | to VCP/2 | [7] = | 0; CP nc | rmal ope | eration (default). | | | | | |
| | | | [7] = | 1; CP pi | n set to V | CP/2. | | | | | |
| 016 | [6] | Reset R counter | Reset R counter (R divider). | | | | | | | | |
| | | | [6] = | 0; norm | al (defau | lt). | | | | | |
| | | | [6] = | 1; hold l | R counter | in reset. | | | | | |
| 016 | [5] | Reset A and B | Reset | t A and I | 3 countei | rs (part of N divider). | | | | | |
| | | counters | [5] = | 0; norm | al (defau | lt). | | | | | |
| | | | [5] = | 1; hold / | A and B c | ounters in reset. | | | | | |
| 016 | [4] | Reset all | Reset | R, A, ar | nd B cour | ters. | | | | | |
| | | counters | [4] = | 0; norm | al (defau | lt). | | | | | |
| | 1 | | [4] = | 1; hold I | R, A, and | B counters in reset. | | | | | |

| Reg. Addr | | | | | | | | | | | | | |
|--------------|--------|-------------|--|---|--------|----------|--------|--|---------------------------|---|--|--|--|
| | Bit(s) | Name | Desc | riptio | n | | | | | | | | |
|)16 | [3] | B counter | B cou | unter bypass. This is only valid when operating the prescaler in FD mode. | | | | | | | | | |
| | | bypass | [3] = 0; normal (default). | | | | | | | | | | |
| | | | | [3] = 1; B counter is set to divide-by-1. This allows the prescaler setting to determine the divide for | | | | | | | | | |
| | | | the N divider. Prescaler: DM = dual modulus and FD = fixed divide. The Prescaler P is part of the feedback divider. | | | | | | | | | | |
| 16 | [2:0] | Prescaler P | | | - | | | | | vide. The Prescaler P is part of the feedback divider. | | | |
| | | | [2] | [1] | [0] | Мо | de | | scaler de-by-1. | | | | |
| | | | 0 | 0 | 0 | FD | | | | | | | |
| | | | 0 | 0 | 1 | FD | | | | | | | |
| | | | 0 | 1 | 0 | | | | | | | | |
| | | | 0 | 1 0 | 1 0 | DM DM | | Divide-by-4 and divide-by-5 when A \neq 0; divide-by-4 when A = 0. Divide-by-8 and divide-by-9 when A \neq 0; divide-by-8 when A = 0. | | | | | |
| | | | 1 | 0 | 1 | DM | | | | | | | |
| | | | 1 | 1 | 0 | DM | | Divide-by-16 and divide-by-17 when A \neq 0; divide-by-16 when A = 0. Divide-by-32 and divide-by-33 when A \neq 0; divide-by-32 when A = 0 (def | | | | | |
| | | | 1 | 1 | 1 | FD | | | de-by-32 and de-by-3. | d = 0 (default) | | | |
| 17 | [7:2] | STATUS | Selec | ts the | | - | anneai | | • | n. 0x01D[7] must be 0 to reprogram the STATUS pin. | | | |
| ., | [7.2] | pin control | Jeree | | Jigna | | | 5 41 11 | Level or | | | | |
| | | | | | | | | | Dynamic | | | | |
| | | | [7] | [6] | [5] | [4] | [3] | [2] | Signal | Signal at STATUS Pin | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | LVL | Ground, dc (default). | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 1 | DYN | N divider output (after the delay). | | | |
| | | | 0 | 0 | 0 | 0 | 1 | 0 | DYN | R divider output (after the delay). | | | |
| | | | 0 | 0 | 0 | 0 | 1 | 1 | DYN | A divider output. | | | |
| | | | 0 | 0 | 0 | 1 | 0 | 0 | DYN | Prescaler output. | | | |
| | | | 0 | 0 | 0 | 1 | 0 | 1 | DYN | PFD up pulse. | | | |
| | | | 0 | 0 | 0 | 1 | 1 | 0 | DYN | PFD down pulse. | | | |
| | | | 0 | Х | х | Х | Х | х | LVL | Ground (dc); for all other cases of 0XXXXX not specified. | | | |
| | | | | | | - | | | | The selections that follow are the same as for REFMON. | | | |
| | | | 1 | 0 | 0 | 0 | 0 | 0 | LVL | Ground (dc). | | | |
| | | | 1 | 0 | 0 | 0 | 0 | 1 | DYN | REF1 clock (differential reference when in differential mode | | | |
| | | | 1 | 0 0 | 0 | 0 0 | 1 | 0 1 | DYN DYN | REF2 clock (N/A in differential mode). Selected reference to PLL (differential reference when in | | | |
| | | | | 0 | 0 | 0 | 1 | 1 | DIN | differential mode). | | | |
| | | | 1 | 0 | 0 | 1 | 0 | 0 | DYN | Unselected reference to PLL (not available in differential mode). | | | |
| | | | 1 | 0 | 0 | 1 | 0 | 1 | LVL | Status of selected reference (status of differential reference active high. | | | |
| | | | 1 | 0 | 0 | 1 | 1 | 0 | LVL | Status of unselected reference (not available in differential mode); active high. | | | |
| | | | 1 | 0 | 0 | 1 | 1 | 1 | LVL | Status REF1 frequency (active high). | | | |
| | | | 1 | 0 | 1 | 0 | 0 | 0 | LVL | Status REF2 frequency (active high). | | | |
| | | | 1 | 0 | 1 | 0 | 0 | 1 | LVL | (Status REF1 frequency) AND (status REF2 frequency). | | | |
| | | | 1 | 0 | 1 | 0 | 1 | 0 | LVL | (DLD) AND (status of selected reference) AND (status of VCO). | | | |
| | | | 1 | 0 | 1 | 0 | 1 | 1 | LVL | Status of CLK frequency (active high). | | | |
| | | | 1 | 0 | 1 | 1 | 0 | 0 | LVL | Selected reference (low = REF1, high = REF2). | | | |
| | | | 1 | 0 | 1 | 1 | 0 | 1 | LVL | DLD; active high. | | | |
| | | | 1 | 0 | 1 | 1 | 1 | 0 | LVL | Holdover active (active high). | | | |
| | | | 1 | 0 | 1 | 1 | 1 | 1 | LVL | LD pin comparator output (active high). | | | |
| | | | 1 | 1 | 0 | 0 | 0 | 0 | LVL | VS (PLL power supply). | | | |
| | | | | 1 | 0 | 0 | 0 | 1 | DYN | REF1 clock (differential reference when in differential mode | | | |
| | | | 1 | 1 | 0 | 0 | | 0 | DYN | REF2 clock (not available in differential mode). | | | |
| | | | 1 | 1 | 0 | 0 | 1 | 1 | DYN | Selected reference to PLL (differential reference when in differential mode). | | | |

| Reg. Addr | | | | | | | | | | | | | |
|--------------|--------|-------------------------------|--|---|---------|----------|------------|-------------------|----------------------------------|--|--|--|--|
| | Bit(s) | Name | Desc | ripti | on | | | | | | | | |
| | | | [7] | [6] | [5] | [4] | [3] | [2] | Level or Dynamic Signal | Signal at STATUS Pin | | | |
| | | | 1 | 1 | 0 | 1 | 0 | 0 | DYN | Unselected reference to PLL (not available when in differential mode). | | | |
| | | | 1 | 1 | 0 | 1 | 0 | 1 | LVL | Status of selected reference (status of differential reference) active low. | | | |
| | | | 1 | 1 | 0 | 1 | 1 | 0 | LVL | Status of unselected reference (not available in differential mode); active low. | | | |
| | | | 1 | 1 | 0 | 1 | 1 | 1 | LVL | Status of REF1 frequency (active low). | | | |
| | | | 1 | 1 | 1 | 0 | 0 | 0 | LVL | Status of REF2 frequency (active low). | | | |
| | | | 1 | 1 | 1 | 0 | 0 | 1 | LVL | (Status of REF1 frequency) AND (status of REF2 frequency). | | | |
| | | | 1 | 1 | 1 | 0 | 1 | 0 | LVL | (DLD) AND (Status of selected reference) AND (status of VCO). | | | |
| | | | 1 | 1 | 1 | 0 | 1 | 1 | LVL | Status of CLK frequency (active low). | | | |
| | | | 1 | 1 | 1 | 1 | 0 | 0 | LVL | Selected reference (low = REF2, high = REF1). | | | |
| | | | 1 | 1 | 1 | 1 | 0 | 1 | LVL | DLD (active low). | | | |
| | | | 1 | 1 | 1 | 1 | 1 | 0 | LVL | Holdover active (active low). | | | |
| | | | 1 | 1 | 1 | 1 | 1 | 1 | LVL | LD pin comparator output (active low). | | | |
| 017 | [1:0] | Antibacklash | [1] | [0] | Antil | backla | ash Pul | se Wi | | | | | |
| | | pulse width | 0 | | | | | | | | | | |
| | | | 0 | | | | | | | | | | |
| | | | 1 | 0 | 6.0 | | | | | | | | |
| | | | 1 | 1 | 2.9 | | | | | | | | |
| 018 | [7] | Enable CMOS | Enab | les do | offset | : in sin | gle-enc | led Cl | MOS input m | ode to prevent chattering when ac-coupled and input is lost. | | | |
| | | reference input | | | | | et (defa | | | | | | |
| | | dc offset | [7] = 1; enable dc offset. | | | | | | | | | | |
| 018 | [6:5] | Lock detect counter | Required consecutive number of PFD cycles with edges inside lock detect window before the DLD indicate a locked condition. | | | | | | | | | | |
| | | | [6] | [5] | PFD | Cycles | s to Det | ermi | ne Lock | | | | |
| | | | 0 | 0 | 5 (de | | | | | | | | |
| | | | 0 | 1 | 16 | | | | | | | | |
| | | | 1 | 0 | 64 | | | | | | | | |
| | | | 1 | 1 | 255 | | | | | | | | |
| 018 | [4] | Digital lock detect window | the d thres | igital hold. | lock d | etect f | flag is se | ing eo et. The | dges at the in e flag remains | puts to the PFD are less than the lock detect window time, set until the time difference is greater than the loss-of-lock | | | |
| | | | | - | | - | fault). | | | | | | |
| | | | _ | | v rang | | | | | | | | |
| 018 | [3] | Disable digital | Digit | al loc | k dete | ct ope | eration. | | | | | | |
| | | lock detect | [3] = | 0; no | rmal lo | ock de | tect op | eratio | on (default). | | | | |
| | | | [3] = | 1; dis | able lo | ock de | tect. | | | | | | |
|)19 | [7:6] | R, A, B counters | [7] | [0 | 6] | Actio | n | | | | | | |
| | | SYNC pin reset | 0 | 0 | | Do no | othing c | n SYI | NC (default). | | | | |
| | | | 0 | 1 | | Async | hronou | ıs rese | et. | | | | |
| | | | 1 | 0 | | Synch | ironous | reset | . | | | | |
| | 1 | | 1 | 1 | | | | | | | | | |
| | | | | 1 Do nothing on SYNC. R path delay, see Table 2 (default: 0x0). | | | | | | | | | |
|)19 | [5:3] | R path delay | r R pat | h del | ay, see | | | | | | | | |

| Reg. Addr | | | | | | | | | | | | | |
|--------------|--------|------------------------------|-------|--|--------------------|------------|---------|-------|-------------|---|--|--|--|
| | Bit(s) | Name | Des | cripti | ion | | | | | | | | |
| D1A | [7] | Enable STATUS pin divider | | | divide livider: | | n the S | STATU | S pin. This | makes it easier to look at low duty-cycle signals out of the | | | |
| | | | [7] = | : 0; di | vide-b | y-4 disak | oled o | n STA | TUS pin (d | efault). | | | |
| | | | [7] = | [7] = 1; divide-by-4 enabled on STATUS pin. | | | | | | | | | |
| 1A | [6] | Ref freq monitor | | Sets the reference (REF1/REF2) frequency monitor's detection threshold frequency. This does not affect the CLK | | | | | | | | | |
| | | threshold | | | | | | | | ble 14, REF1, REF2, and CLK frequency status monitor parameter). | | | |
| | | | [6] = | : 1; fre | equen | cy valid i | f frequ | Jency | is above 6 | 5 kHz. | | | |
| 1A | [5:0] | LD pin | Sele | cts th | ie sign | al that is | conn | ected | to the LD | pin. | | | |
| | | control | | | | | | | Level or | | | | |
| | | | | | | | | | Dynamic | | | | |
| | | | [5] | [4] | [3] | [2] | [1] | [0] | Signal | Signal at LD Pin | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | LVL | Digital lock detect (high = lock; low = unlock, default). | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 1 | DYN | P-channel, open-drain lock detect (analog lock detect). | | | |
| | | | 0 | 0 | 0 | 0 | 1 | 0 | DYN | N-channel, open-drain lock detect (analog lock detect). | | | |
| | | | 0 | 0 | 0 | 0 | 1 | 1 | HIZ | Tristate (high-Z) LD pin. | | | |
| | | | 0 | 0 | 0 | 1 | 0 | 0 | CUR | Current source lock detect (110 μ A when DLD is true). | | | |
| | | | 0 | Х | Х | Х | Х | Х | LVL | Ground (dc); for all other cases of 0XXXXX not specified. | | | |
| | | | | | ~ | | • | | 1.5.4 | The selections that follow are the same as for REFMON. | | | |
| | | | 1 | 0 | 0 | 0 | 0 | 0 | LVL | Ground (dc). | | | |
| | | | 1 | 0 | 0 | 0 | 0 | 1 | DYN | REF1 clock (differential reference when in differential mode). | | | |
| | | | 1 | 0 | 0 | 0 | | 0 | DYN | REF2 clock (N/A in differential mode). | | | |
| | | | 1 | 0 | 0 | 0 | 1 | 1 | DYN | Selected reference to PLL (differential reference when in differential mode). | | | |
| | | | 1 | 0 | 0 | 1 | 0 | 0 | DYN | Unselected reference to PLL (not available in differential mode). | | | |
| | | | 1 | 0 | 0 | 1 | 0 | 1 | LVL | Status of selected reference (status of differential reference); active high. | | | |
| | | | 1 | 0 | 0 | 1 | 1 | 0 | LVL | Status of unselected reference (not available in differential mode); active high. | | | |
| | | | 1 | 0 | 0 | 1 | 1 | 1 | LVL | Status REF1 frequency (active high). | | | |
| | | | 1 | 0 | 1 | 0 | 0 | 0 | LVL | Status REF2 frequency (active high). | | | |
| | | | 1 | 0 | 1 | 0 | 0 | 1 | LVL | (Status REF1 frequency) AND (status REF2 frequency). | | | |
| | | | 1 | 0 | 1 | 0 | 1 | 0 | LVL | (DLD) AND (status of selected reference) AND (status of VCO) | | | |
| | | | 1 | 0 | 1 | 0 | 1 | 1 | LVL | Status of CLK frequency (active high). | | | |
| | | | 1 | 0 | 1 | 1 | 0 | 0 | LVL | Selected reference (low = REF1, high = REF2). | | | |
| | | | 1 | 0 | 1 | 1 | 0 | 1 | LVL | DLD; active high. | | | |
| | | | 1 | 0 | 1 | 1 | 1 | 0 | LVL | Holdover active (active high). | | | |
| | | | 1 | 0 | 1 | 1 | 1 | 1 | LVL | N/A, do not use. | | | |
| | | | 1 | 1 | 0 | 0 | 0 | 0 | LVL | VS (PLL supply). | | | |
| | | | 1 | 1 | 0 | 0 | 0 | 1 | DYN | REF1 clock (differential reference when in differential mode). | | | |
| | | | 1 | 1 | 0 | 0 | 1 | 0 | DYN | REF2 clock (not available in differential mode). | | | |
| | | | 1 | 1 | 0 | 0 | 1 | 1 | DYN | Selected reference to PLL (differential reference when in differential mode). | | | |
| | | | 1 | 1 | 0 | 1 | 0 | 0 | DYN | Unselected reference to PLL (not available when in differentia mode). | | | |
| | | | 1 | 1 | 0 | 1 | 0 | 1 | LVL | Status of selected reference (status of differential reference); active low. | | | |
| | | | 1 | 1 | 0 | 1 | 1 | 0 | LVL | Status of unselected reference (not available in differential mode); active low. | | | |
| | | | 1 | 1 | 0 | 1 | 1 | 1 | LVL | Status of REF1 frequency (active low). | | | |
| | | | 1 | 1 | 1 | 0 | 0 | 0 | LVL | Status of REF2 frequency (active low). | | | |
| | | | 1 | 1 | 1 | 0 | 0 | 1 | LVL | (Status of REF1 frequency) AND (status of REF2 frequency). | | | |

| Reg. Addr | | | | | | | | | | |
|--------------|------------------|----------------------|---|-------------------|--------------|-------------------|---------|----------------------|-------------------------------|--|
| | Bit(s) | Name | Des | cripti | on | | | | | |
| | | | [5] | [4] | [3] | [2] | [1] | [0] | Level or Dynamic Signal | Signal at LD Pin |
| | | | 1 | 1 | 1 | 0 | 1 | 0 | LVL | (DLD) AND (Status of selected reference) AND (status of VCO). |
| | | | 1 | 1 | 1 | 0 | 1 | 1 | LVL | Status of CLK frequency (active low). |
| | | | 1 | 1 | 1 | 1 | 0 | 0 | LVL | Selected reference (low = REF2, high = REF1). |
| | | | 1 | 1 | 1 | 1 | 0 | 1 | LVL | DLD; active low. |
| | | | 1 | 1 | 1 | 1 | 1 | 0 | LVL | Holdover active (active low). |
| | | | 1 | 1 | 1 | 1 | 1 | 1 | LVL | N/A, do not use. |
| 1B | [7] | Enable CLK | Fnał | les o | r disah | ' les the | exteri | nal CLE | | y monitor. |
| ID | | frequency | | | | | | | | pnitor (default). |
| | | monitor | | | | | | | luency mo | |
|)1B | [6] | Enable REF2 | | | | | | | ncy monit | |
| 10 | [0] | (REFIN) | | | | | | • | monitor (d | |
| | | frequency | | | | | | | nonitor. | erault). |
| | | monitor | [0] = | r; en | able tr | | z nequ | lency i | nonitor. | |
|)1B | [5] | Enable REF1 | | | | | | | | is for both REF1 (single-ended) and REFIN (differential) inputs |
| | | (REFIN) | | | • | | | | e mode). | |
| | | frequency monitor | | | | | | | | onitor (default). |
| | | monitor | [5] = 1; enable the REF1 (REFIN) frequency monitor. n Selects the signal that is connected to the REFMON pin. | | | | | | | |
| 1B | [4:0] REFMON pin | | Sele | cts th | e signa | l that | is conr | nected | to the REF | MON pin. |
| | | control | | | | | | Level o | | |
| | | | [4] | [2] | [2] | [1] | | Dynan | | and at REEMON Dia |
| | | | [4] | [3] 0 | [2] | [1] 0 | | Signal LVL | - | nal at REFMON Pin und, dc (default). |
| | | | 0 | 0 | 0 | 0 | | LVL DYN | | l clock (differential reference when in differential mode). |
| | | | 0 | - | 0 | 1 | | DYN | | 2 clock (N/A in differential mode). |
| | | | 0 | 0 0 | 0 | 1 | | DYN | | cted reference to PLL (differential reference when in differentia |
| | | | 0 | 0 | 0 | 1 | | DIN | mod | |
| | | | 0 | 0 | 1 | 0 | 0 | DYN | | elected reference to PLL (not available in differential mode). |
| | | | 0 | 0 | 1 | 0 | | LVL | Stat | us of selected reference (status of differential reference); /e high. |
| | | | 0 | 0 | 1 | 1 | 0 | LVL | Stat | us of unselected reference (not available in differential mode); /e high. |
| | | | 0 | 0 | 1 | 1 | 1 | LVL | | us REF1 frequency (active high). |
| | | | 0 | 1 | 0 | 0 | | LVL | | us REF2 frequency (active high). |
| | | | 0 | 1 | 0 | 0 | 1 | LVL | (Sta | tus REF1 frequency) AND (status REF2 frequency). |
| | | | 0 | 1 | 0 | 1 | 0 1 | LVL | (DLI | D) AND (status of selected reference) AND (status of VCO). |
| | | | 0 | 1 | 0 | 1 | 1 | LVL | Stat | us of CLK frequency (active high). |
| | | | 0 | 1 | 1 | 0 | 0 1 | LVL | Sele | cted reference (low = REF1, high = REF2). |
| | | | 0 | 1 | 1 | 0 | 1 | LVL | DLD | ; active low. |
| | | | 0 | 1 | 1 | 1 | 0 1 | LVL | Hold | dover active (active high). |
| | | | 0 | 1 | 1 | 1 | 1 | LVL | LD p | vin comparator output (active high). |
| | | | 1 | 0 | 0 | 0 | 0 1 | LVL | VS (| PLL supply). |
| | | | 1 | 0 | 0 | 0 | 1 | DYN | REF | l clock (differential reference when in differential mode). |
| | | | 1 | 0 | 0 | 1 | 0 | DYN | REF | 2 clock (not available in differential mode). |
| | | | 1 | 0 | 0 | 1 | 1 | DYN | Sele | cted reference to PLL (differential reference when in |
| | | | | | | | 1 | | diffe | erential mode). |

| Reg. Addr | | | | | | | | | | | | |
|--------------|--------|---------------------------|---|--------|-------------------|---------|-----------|-------------------------------|--|--|--|--|
| | Bit(s) | Name | Desc | riptio | on | | | | | | | |
| | | | [4] | [3] | [2] | [1] | [0] | Level or Dynamic Signal | Signal at REFMON Pin | | | |
| | | | 1 | 0 | 1 | 0 | 1 | LVL | Status of selected reference (status of differential reference); active low. | | | |
| | | | 1 | 0 | 1 | 1 | active lo | | Status of unselected reference (not available in differential mode); active low. | | | |
| | | | 1 | 0 | 1 | 1 | 1 | LVL | Status of REF1 frequency (active low). | | | |
| | | | 1 | 1 | 0 | 0 | 0 | LVL | Status of REF2 frequency (active low). | | | |
| | | | 1 | 1 | 0 | 0 | 1 | LVL | (Status of REF1 frequency) AND (status of REF2 frequency). | | | |
| | | | 1 | 1 | 0 | 1 | 0 | LVL | (DLD) AND (status of selected reference) AND (status of VCO). | | | |
| | | | 1 | 1 | 0 | 1 | 1 | LVL | Status of CLK frequency (active low). | | | |
| | | | 1 | 1 | 1 | 0 | 0 | LVL | Selected reference (low = REF2, high = REF1). | | | |
| | | | 1 | 1 | 1 | 0 | 1 | LVL | DLD; active low. | | | |
| | | | 1 | 1 | 1 | 1 | 0 | LVL | Holdover active (active low). | | | |
| | | | 1 | 1 | 1 | 1 | 1 | LVL | LD pin comparator output (active low). | | | |
| 1C | [7] | Disable | Disab | oles o | r enab | les the | e swi | tchover degl | litch circuit. | | | |
| | | switchover | [7] = | 0; en | able th | ne swit | chov | er deglitch c | circuit (default). | | | |
| | | deglitch | [7] = 1; disable the switchover deglitch circuit. | | | | | | | | | |
| 1C | [6] | Select REF2 | If Register $0x01C[5] = 0$, selects the reference for PLL when in manual; register selected reference control. | | | | | | | | | |
| | | | [6] = 0; select REF1 (default). | | | | | | | | | |
| | | | [6] = 1; select REF2. | | | | | | | | | |
| 1C | [5] | Use REF_SEL | If Register 0x01C[4] = 0 (manual), sets the method of PLL reference selection. [5] = 0; use Register 0x01C[6] (default). | | | | | | | | | |
| | | pin | [5] = | 0; use | e Regis | ter 0x | 01C[6 | 6] (default). | | | | |
| | | | [5] = | 1; use | e REF_ | SEL pi | n. | | | | | |
| 1C | [4] | Enable automatic | | | : or ma x01C[(| | efere | nce switcho | ver. Single-ended reference mode must be selected by | | | |
| | | reference | [4] = 0; manual reference switchover (default). | | | | | | | | | |
| | | switchover | | | | | | switchover. | | | | |
| | | | | | | | | | REF2 and overrides the settings in Register 0x01C[2:1]. | | | |
| 1C | [3] | Stay on REF2 | | | EF2 af | | | | | | | |
| | | | | | | | | - | en REF1 status is good again (default). | | | |
| | | | - | | | | | | o not automatically return to REF1. | | | |
| 1C | [2] | Enable REF2 | | | | | • | | it is overridden when automatic reference switchover is enabled. | | | |
| | | | | | F2 pov | | | ault). | | | | |
| | | | | | F2 pov | | | | | | | |
| 1C | [1] | Enable REF1 | This bit turns the REF1 power on. This bit is overridden when automatic reference switchover is enabled. | | | | | | | | | |
| | | | | | F1 pov | | | ault). | | | | |
| | | | | | F1 pov | | | | | | | |
| 1C | [0] | Enable | | | | | | | ntial or single-ended. | | | |
| | | differential reference | - | | | | | | /hen this bit is set. | | | |
| | | reference | | | - | | | nce mode (d | erault). | | | |
| 10 | r1 | - II | | | | | | e mode. | CTATUC ' | | | |
| 1D | [7] | Enable Status_EEPROM | | | | | | - | e STATUS pin. | | | |
| | | at STATUS pin | | | | | | | 20x017[7:2] selection. | | | |
| 10 | 561 | - | | | | | | - | l at the STATUS pin. This bit overrides 0x017[7:2] (default). | | | |
| 1D | [6] | Enable XTAL OSC | | | | | - | - | ed by a crystal oscillator at the PLL reference input. | | | |
| | | | | | | | | - | nplifier disabled (default). | | | |
| | | | [6] = | 1; cry | stal os | cillato | or ma | intaining am | nplifier enabled. | | | |

| Reg. Addr (Hex) | Bit(s) | Name | Description |
|-----------------------|--------|--------------------------------|---|
| 01D | [5] | Enable clock | Enable PLL reference input clock doubler. |
| | | doubler | [5] = 0; doubler disabled (default). |
| | | | [5] = 1; doubler enabled. |
|)1D | [4] | Disable PLL | Disables the PLL status register readback. |
| | | status register | [4] = 0; PLL status register enabled (default). |
| | | | [4] = 1; PLL status register disabled. If this bit is set, Register 01F is not automatically updated. |
|)1D | [3] | Enable LD pin comparator | Enables the LD pin voltage comparator. This is used with the LD pin current source lock detect mode. When the AD9520 is in internal (automatic) holdover mode, this enables the use of the voltage on the LD pin to determine if the PLL was previously in a locked state (see Figure 34). Otherwise, this can be used with the REFMON and STATUS pins to monitor the voltage on the LD pin. |
| | | | [3] = 0; disable LD pin comparator and ignore the LD pin voltage; internal/automatic holdover controller treats this pin as true (high, default). |
| | | | [3] = 1; enable LD pin comparator (use LD pin voltage to determine if the PLL was previously locked). |
| 1D | [1] | Enable external | Enables the external hold control through the SYNC pin. (This disables the internal holdover mode.) |
| | | holdover | [1] = 0; automatic holdover mode, holdover controlled by automatic holdover circuit (default). |
| | | | $[1] = 1$; external holdover mode, holdover controlled by \overline{SYNC} pin. |
| 1D | [0] | Enable | Enables the internally controlled holdover function. |
| | | holdover | [0] = 0; holdover disabled (default). |
| | | | [0] = 1; holdover enabled. |
| 1E | [1] | Enable zero | Enables zero delay function. |
| | | delay | [1] = 0; disables zero delay function (default). |
| | | | [1] = 1; enables zero delay function. |
|)1F | [5] | Holdover active (read-only) | Readback register. Indicates if the part is in the holdover state (see Figure 34). This is not the same as holdover enabled. |
| | | | [5] = 0; not in holdover. |
| | | | [5] = 1; holdover state active. |
| 1F | [4] | REF2 selected | Readback register. Indicates which PLL reference is selected as the input to the PLL. |
| | | (read-only) | [4] = 0; REF1 selected (or differential reference if in differential mode). |
| | | | [4] = 1; REF2 selected. |
|)1F | [3] | CLK frequency > threshold | Readback register. Indicates if the external CLK input frequency is greater than the threshold (see Table 14, REF1, REF2, and external CLK frequency status monitor parameter). |
| | | (read-only) | [3] = 0; the external CLK frequency is less than the threshold. |
| | | | [3] = 1; the external CLK frequency is greater than the threshold. |
|)1F | [2] | REF2 frequency > threshold | Readback register. Indicates if the frequency of the signal at REF2 is greater than the threshold frequency set by Register 0x01A[6]. |
| | | (read-only) | [2] = 0; REF2 frequency is less than the threshold frequency. |
| | | | [2] = 1; REF2 frequency is greater than the threshold frequency. |
|)1F | [1] | REF1 frequency > threshold | Readback register. Indicates if the frequency of the signal at REF1 is greater than the threshold frequency set by Register 0x01A[6]. |
| | | (read-only) | [1] = 0; REF1 frequency is less than the threshold frequency. |
| | | | [1] = 1; REF1 frequency is greater than the threshold frequency. |
|)1F | [0] | Digital lock | Readback register. Digital lock detect. |
| | | detect | [0] = 0; PLL is not locked. |
| | | (read-only) | [0] = 1; PLL is locked. |

| Reg. | | | | | | | | | | | | | |
|--------------|--------|-----------------------------|--|--------------------|----------------------|-----------------------|--|--------------|--|--|--|--|--|
| Addr Hex) | Bit(s) | Name | Description | | | | | | | | | | |
|)F0 | [7] | OUT0 format | Selects the output type for OUT0. [7] = 0; LVPECL (default). [7] = 1; CMOS. | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| FO | [6:5] | OUT0 CMOS | Sets the CMOS output configuration for OUT0 when 0x0F0[7] = 1. | | | | | | | | | | |
| | | configuration | [6:5] OUTOB | | | | | | | | | | |
| | | | 00 Tristate Tristate | | | | | | | | | | |
| | | | 01 | On Tristate | | | | | | | | | |
| | | | 10 | Tristate On | | | | | | | | | |
| | | | 11 (default) | On | On | | | | | | | | |
| F0 | [4:3] | OUT0 polarity | Sets the output | polarity for OUT | 0. | | | | | | | | |
| | | | [7] | [4] | [3] | Output Type | OUTOA | OUTOB | | | | | |
| | | | 0 (default) | Х | 0 (default) | LVPECL | Noninverting | Inverting | | | | | |
| | | | 0 | Х | 1 | LVPECL | Inverting | Noninverting | | | | | |
| | | | 1 | 0 (default) | 0 | CMOS | Noninverting | Noninverting | | | | | |
| | | | 1 | 0 | 1 | CMOS | Inverting | Inverting | | | | | |
| | | | 1 | 1 | 0 | CMOS | Noninverting | Inverting | | | | | |
| | | | 1 | 1 | 1 | CMOS | Inverting | Noninverting | | | | | |
| F0 | [2:1] | OUT0 LVPECL differential | | output different | | _D). | | | | | | | |
| | | voltage | [2] | [1] | V _{OD} (mV) | | | | | | | | |
| | | | 0 | | | | | | | | | | |
| | | | 0 | 1 | 600 | | | | | | | | |
| | | | 1 (default) | 0 (default) | 780 | | | | | | | | |
| F0 | [0] | | 1 <u>1</u> 960 | | | | | | | | | | |
| -0 | [0] | | LVPECL power-down. | | | | | | | | | | |
| | | poner donn | [0] = 0; normal operation (default).[0] = 1; safe power-down. | | | | | | | | | | |
| F1 | [7:0] | OUT1 control | | | the bit accient | nonts for this rogist | er are identical to Re | aistor 0x0E0 | | | | | |
| F2 | [7:0] | OUT2 control | - | | | | er are identical to Re | - | | | | | |
| F3 | [7:0] | OUT3 control | - | | - | - | er are identical to Re | - | | | | | |
| F4 | [7:0] | OUT4 control | _ | | _ | | er are identical to Re | - | | | | | |
| F5 | | OUT5 control | - | | | | er are identical to Re | - | | | | | |
| F6 | | OUT6 control | - | | | | er are identical to Re | - | | | | | |
| F7 | | OUT7 control | - | | | | er are identical to Re | - | | | | | |
| F8 | | OUT8 control | - | | | | er are identical to Re | - | | | | | |
| F9 | [7:0] | OUT9 control | | | | 5 | er are identical to Re | | | | | | |
| FA | [7:0] | OUT10 control | - | | | | ter are identical to R | - | | | | | |
| FB | [7:0] | OUT11 control | - | | - | | ter are identical to R | - | | | | | |
| FC | [7] | CSDLD En OUT7 | | d only if CSDLD is | | | | | | | | | |
| | | | [7] | CSDLD Signal | OUT7 Enabl | e Status | | | | | | | |
| | | | 0 | 0 | Not affected | by CSDLD signal (d | efault). | | | | | | |
| | | | 1 | 0 | Asynchronou | is power-down. | | | | | | | |
| | | | | - | | | | | | | | | |
| | | | 1 | 1 | Asynchronou | isly enable OUT7 if | not powered down b t use current source | | | | | | |

| Reg. Addr | | | |
|--------------|--------|-------------------|--|
| | Bit(s) | Name | Description |
| 0FC | [6] | CSDLD En OUT6 | OUT6 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FC | [5] | CSDLD En OUT5 | OUT5 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FC | [4] | CSDLD En OUT4 | OUT4 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FC | [3] | CSDLD En OUT3 | OUT3 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FC | [2] | CSDLD En OUT2 | OUT2 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FC | [1] | CSDLD En OUT1 | OUT1 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FC | [0] | CSDLD En OUT0 | OUT0 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FD | [3] | CSDLD En OUT11 | OUT11 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FD | [2] | CSDLD En OUT10 | OUT10 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FD | [1] | CSDLD En OUT9 | OUT9 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |
| 0FD | [0] | CSDLD En OUT8 | OUT8 is enabled only if CSDLD is high. Setting is identical to Register 0x0FC[7]. |

Table 50. LVPECL Channel Dividers

| Reg. Addr | | | |
|--------------|--------|----------------------------|--|
| (Hex) | Bit(s) | Name | Description |
| 190 | [7:4] | Divider 0 low cycles | Number of clock cycles (minus 1) of the divider input during which the divider output stays low. A value of 0x7 means the divider is low for eight input clock cycles (default: 0x7). |
| 190 | [3:0] | Divider 0 high cycles | Number of clock cycles (minus 1) of the divider input during which the divider output stays high. A value of 0x7 means that the divider is high for eight input clock cycles (default: 0x7). |
| 191 | [7] | Divider 0 bypass | Bypasses and powers down the divider; routes input to divider output. |
| | | | [7] = 0; use divider (default). |
| | | | [7] = 1; bypass divider. |
| 191 | [6] | Divider 0 ignore SYNC | Ignore SYNC. |
| | | | [6] = 0; obey chip-level SYNC signal (default). |
| | | | [6] = 1; ignore chip-level SYNC signal. |
| 191 | [5] | Divider 0 force high | Forces divider output to high. This requires that ignore SYNC also be set. |
| | | | [5] = 0; divider output forced to low (default). |
| | | | [5] = 1; divider output forced to high. |
| 191 | [4] | Divider 0 start high | Selects clock output to start high or start low. |
| | | | [4] = 0; start low (default). |
| | | | [4] = 1; start high. |
| 191 | [3:0] | Divider 0 phase offset | Phase offset (default: 0x0). |
| 192 | [2] | Channel 0 power-down | Channel 0 powers down. |
| | | | [2] = 0; normal operation (default). |
| | | | [2] = 1; powered down. (OUT0/OUT0, OUT1/OUT1, and OUT2/OUT2 are put into safe power- |
| | | | down mode by setting this bit.) |
| 192 | [1] | Channel 0 direct-to-output | Connects OUT0, OUT1, and OUT2 to Divider 0 or directly to CLK. |
| | | | [1] = 0; OUT0, OUT1, and OUT2 are connected to Divider 0 (default). |
| | | | [1] = 1; If 0x1E1[0] = 0, the CLK is routed directly to OUT0, OUT1, and OUT2. |
| | | | If 0x1E1[0] = 1, there is no effect. |
| 192 | [0] | Disable Divider 0 DCC | Duty-cycle correction function. |
| | | | [0] = 0; enable duty-cycle correction (default). |
| | | | [0] = 1; disable duty-cycle correction. |

| Reg. Addr | | | |
|--------------|--------|----------------------------|---|
| (Hex) | Bit(s) | Name | Description |
| 193 | [7:4] | Divider 1 low cycles | Number of clock cycles (minus 1) of the divider input during which the divider output stays low. A value of 0x3 means that the divider is low for four input clock cycles (default: 0x3). |
| 193 | [3:0] | Divider 1 high cycles | Number of clock cycles (minus 1) of the divider input during which the divider output stays high. A value of 0x3 means that the divider is high for four input clock cycles (default: 0x3). |
| 194 | [7] | Divider 1 bypass | Bypasses and powers down the divider; routes input to divider output. |
| | | | [7] = 0; use divider (default). |
| | | | [7] = 1; bypass divider. |
| 194 | [6] | Divider 1 ignore SYNC | Ignore SYNC. |
| | | | [6] = 0; obey chip-level SYNC signal (default). |
| | | | [6] = 1; ignore chip-level SYNC signal. |
| 194 | [5] | Divider 1 force high | Forces divider output to high. This requires that ignore SYNC also be set. |
| | | | [5] = 0; divider output forced to low (default). |
| | | | [5] = 1; divider output forced to high. |
| 194 | [4] | Divider 1 start high | Selects clock output to start high or start low. |
| | | | [4] = 0; start low (default). |
| | | | [4] = 1; start high. |
| 194 | [3:0] | Divider 1 phase offset | Phase offset (default: 0x0). |
| 195 | [2] | Channel 1 power-down | Channel 1 powers down. |
| | | | [2] = 0; normal operation (default). |
| | | | [2] = 1; powered down. (OUT3/OUT3, OUT4/OUT4, and OUT5/OUT5 are put into safe power- |
| | | | down mode by setting this bit.) |
| 195 | [1] | Channel 1 direct-to-output | Connects OUT3, OUT4, and OUT5 to Divider 1 or directly to CLK. |
| | | | [1] = 0; OUT3, OUT4, and OUT5 are connected to Divider 1 (default). |
| | | | [1] = 1; If 0x1E1[0] = 0, the CLK is routed directly to OUT3, OUT4, and OUT5. If 0x1E1[0] = 1, there is no effect. |
| 195 | [0] | Disable Divider 1 DCC | Duty-cycle correction function. |
| | | | [0] = 0; enable duty-cycle correction (default). |
| | | | [0] = 1; disable duty-cycle correction. |
| 196 | [7:4] | Divider 2 low cycles | Number of clock cycles (minus 1) of the divider input during which the divider output stays low. A value of 0x1 means the divider is low for two input clock cycles (default: 0x1). |
| 196 | [3:0] | Divider 2 high cycles | Number of clock cycles (minus 1) of the divider input during which the divider output stays high. A value of 0x1 means the divider is high for two input clock cycles (default: 0x1). |
| 197 | [7] | Divider 2 bypass | Bypasses and powers down the divider; routes input to divider output. |
| | | | [7] = 0; use divider (default). |
| | | | [7] = 1; bypass divider. |
| 197 | [6] | Divider 2 ignore SYNC | Ignore SYNC. |
| | | _ | [6] = 0; obey chip-level SYNC signal (default). |
| | | | [6] = 1; ignore chip-level SYNC signal. |
| 197 | [5] | Divider 2 force high | Forces divider output to high. This requires that ignore SYNC also be set. |
| | 1 | | [5] = 0; divider output forced to low (default). |
| | | | [5] = 1; divider output forced to high. |
| 197 | [4] | Divider 2 start high | Selects clock output to start high or start low. |
| 19/ | 15.5 | | |
| 197 | | | [4] = 0; start low (default). |
| 197 | | | [4] = 0; start low (default).[4] = 1; start high. |

| Reg. Addr | | | | | |
|--------------|--------|----------------------------|---|--|--|
| (Hex) | Bit(s) | Name | Description | | |
| 198 | [2] | Channel 2 power-down | Channel 2 powers down. | | |
| | | | [2] = 0; normal operation (default). | | |
| | | | [2] = 1; powered down. (OUT6/OUT6, OUT7/OUT7, and OUT8/OUT8 are put into safe power- | | |
| | | | down mode by setting this bit.) | | |
| 198 | [1] | Channel 2 direct-to-output | Connects OUT6, OUT7, and OUT8 to Divider 2 or directly to CLK. | | |
| | | | [1] = 0; OUT6, OUT7, and OUT8 are connected to Divider 2 (default). | | |
| | | | [1] = 1: | | |
| | | | If 0x1E1[0] = 0, the CLK is routed directly to OUT6, OUT7, and OUT8. If 0x1E1[0] = 1, there is no effect. | | |
| 198 | [0] | Disable Divider 2 DCC | Duty-cycle correction function. | | |
| | | | [0] = 0; enable duty-cycle correction (default). | | |
| | | | [0] = 1; disable duty-cycle correction. | | |
| 199 | [7:4] | Divider 3 low cycles | Number of clock cycles (minus 1) of the divider input during which the divider output stays low. A value of 0x0 means that the divider is low for one input clock cycle (default: 0x0). | | |
| 199 | [3:0] | Divider 3 high cycles | Number of clock cycles (minus 1) of the divider input during which the divider output stays high. A value of 0x0 means that the divider is high for one input clock cycle (default: 0x0). | | |
| 19A | [7] | Divider 3 bypass | Bypasses and powers down the divider; routes input to divider output. | | |
| | | | [7] = 0; use divider (default). | | |
| | | | [7] = 1; bypass divider. | | |
| 19A | [6] | Divider 3 ignore SYNC | Ignore SYNC. | | |
| | | | [6] = 0; obey chip-level SYNC signal (default). | | |
| | | | [6] = 1; ignore chip-level SYNC signal. | | |
| 19A | [5] | Divider 3 force high | Forces divider output to high. This requires that ignore SYNC also be set. | | |
| | | | [5] = 0; divider output forced to low (default). | | |
| | | | [5] = 1; divider output forced to high. | | |
| 19A | [4] | Divider 3 start high | Selects clock output to start high or start low. | | |
| | | | [4] = 0; start low (default). | | |
| | | | [4] = 1; start high. | | |
| 19A | [3:0] | Divider 3 phase offset | Phase offset (default: 0x0). | | |
| 19B | [2] | Channel 3 power-down | Channel 3 powers down. | | |
| | | | [2] = 0; normal operation (default). | | |
| | | | [2] = 1; powered down. (OUT9/OUT9, OUT10/OUT10, and OUT11/OUT11 are put into safe | | |
| | | | power-down mode by setting this bit.) | | |
| 19B | [1] | Channel 3 direct-to-output | Connects OUT9, OUT10, and OUT11 to Divider 3 or directly to CLK. | | |
| | | | [1] = 0; OUT9, OUT10, and OUT11 are connected to Divider 3 (default). | | |
| | | | [1] = 1: | | |
| | | | If 0x1E1[0] = 0, the CLK is routed directly to OUT9, OUT10, and OUT11. If 0x1E1[0] = 1, there is no effect. | | |
| 19B | [0] | Disable Divider 3 DCC | Duty-cycle correction function. | | |
| | | | [0] = 0; enable duty-cycle correction (default). | | |
| | | | [0] = 1; disable duty-cycle correction. | | |

Table 51. VCO Divider and CLK Input

| Reg. Addr | | | | | | |
|-------------------------------|---|--------------------------------|--|------------------|-----|---------------|
| (Hex) Bit(s) Name Description | | | | | | |
| 1E0 | [2:0] | VCO divider | [2] | [1] | [0] | Divide |
| | | | 0 | 0 | 0 | 2 (default) |
| | | | 0 | 0 | 1 | 3 |
| | | | 0 | 1 | 0 | 4 |
| | | | 0 | 1 | 1 | 5 |
| | | | 1 | 0 | 0 | 6 |
| | | | 1 | 0 | 1 | Output static |
| | | | 1 | 1 | 0 | 1 (bypass) |
| | | | 1 | 1 | 1 | Output static |
| 1E1 | [4] | Power-down clock input section | Powers down the clock input section (including the CLK buffer, VCO divider, and CLK tree). | | | |
| | | | [4] = 0; normal operation (default). | | | |
| | | | [4] = 1; power o | down. | | |
| 1E1 | E1 [0] Bypass VCO divider Bypasses or uses the VCO divider. | | | | | |
| | [0] = 0; use the VCO divider (defa | | | fault). | | |
| | | | [0] = 1; bypass | the VCO divider. | | |

Table 52. System

| Reg. Addr (Hex) | Bit(s) | Name | Description | | |
|-----------------------|--------|-----------------------------------|--|--|--|
| 230 | [3] | Disable power-on SYNC | Power-on SYNC mode. Used to disable the antiruntpulse circuitry. | | |
| | | | [3] = 0; enable the antiruntpulse circuitry (default). | | |
| | | | [3] = 1; disable the antiruntpulse circuitry. | | |
| 230 | [2] | Power-down SYNC | Powers down the SYNC function. | | |
| | | | [2] = 0; normal operation of the SYNC function (default). | | |
| | | | [2] = 1; power-down SYNC circuitry. | | |
| 230 | [1] | Power-down distribution reference | Powers down the reference for the distribution section. | | |
| | | | [1] = 0; normal operation of the reference for the distribution section (default). | | |
| | | | [1] = 1; powers down the reference for the distribution section. | | |
| 230 | [0] | Soft SYNC | The soft SYNC bit works in the same way as the SYNC pin, except that the polarity of | | |
| | | | the bit is reversed; that is, a high level forces selected channels into a predetermined | | |
| | | | static state, and a 1-to-0 transition triggers a SYNC. | | |
| | | | $[0] = 0$; same as \overline{SYNC} high. | | |
| | | | $[0] = 1$; same as \overline{SYNC} low. | | |

Table 53. Update All Registers

| Reg. Addr (Hex) | | Name | Description |
|-----------------------|-----|------|---|
| 232 | [0] | | This bit must be set to 1 to transfer the contents of the buffer registers into the active registers. This happens on the next SCLK rising edge. This bit is self-clearing; that is, it does not have to be set back to 0. [0] = 1 (self-clearing); update all active registers to the contents of the buffer registers. |

Table 54. EEPROM Buffer Segment

| Reg. Addr (Hex) | Pit(c) | Name | Description |
|-----------------------|--------|--|---|
| (nex) | DIL(S) | Name | Description |
| A00 to A16 | | EEPROM Buffer Segment Register 1 to EEPROM Buffer Segment Register 23 | The EEPROM buffer segment section stores the starting address and number of bytes that are to be stored and read back to and from the EEPROM. Because the AD9520 register space is noncontiguous, the EEPROM controller needs to know the starting address and number of bytes in the AD9520 register space to store and retrieve from the EEPROM. In addition, there are special instructions for the EEPROM controller, operational codes (that is, IO_UPDATE and end-of-data) that are also stored in the EEPROM buffer segment. The on-chip default setting of the EEPROM buffer segment registers is designed such that all registers are transferred to/from the EEPROM, and an IO_UPDATE is issued after transfer. See the Programming the EEPROM Buffer Segment section for more information. |

Table 55. EEPROM Control

| Reg. Addr | | | |
|--------------|--------|-------------------------------------|--|
| | Bit(s) | Name | Description |
| B00 | [0] | STATUS_EEPROM (read-only) | This read-only register indicates the status of the data transferred between the EEPROM and the buffer register bank during the writing and reading of the EEPROM. This signal is also available at the STATUS pin when 0x01D[7] is set. |
| | | | [0] = 0; data transfer is done. |
| | | | [0] = 1; data transfer is not done. |
| B01 | [0] | EEPROM data error (read-only) | This read-only register indicates an error during the data transferred between the EEPROM and the buffer. |
| | | | [0] = 0; no error. Data is correct. |
| | | | [0] = 1; incorrect data detected. |
| B02 | [1] | Soft_EEPROM | When the EEPROM pin is tied low, setting Soft_EEPROM resets the AD9520 using the settings saved in EEPROM. |
| | | | [1] = 1; soft reset with EEPROM settings (self-clearing). |
| B02 | [0] | Enable EEPROM write | Enables the user to write to the EEPROM. |
| | | | [0] = 0; EEPROM write protection is enabled. User cannot write to EEPROM (default). |
| | | | [0] = 1; EEPROM write protection is disabled. User can write to EEPROM. |
| B03 | [0] | REG2EEPROM | Transfers data from the buffer register to the EEPROM (self-clearing). |
| | | | [0] = 1; setting this bit initiates the data transfer from the buffer register to the EEPROM (writing process); it is reset by the l^2 C master after the data transfer is done. |

APPLICATIONS INFORMATION FREQUENCY PLANNING USING THE AD9520

The AD9520 is a highly flexible PLL. When choosing the PLL settings and version of the AD9520, the following guidelines should be kept in mind.

The AD9520 has four frequency dividers: the reference (or R) divider, the feedback (or N) divider, the VCO divider, and the channel divider. When trying to achieve a particularly difficult frequency divide ratio requiring a large amount of frequency division, some of the frequency division can be done by either the VCO divider or the channel divider, thus allowing a higher phase detector frequency and more flexibility in choosing the loop bandwidth.

Choosing a nominal charge pump current in the middle of the allowable range as a starting point allows the designer to increase or decrease the charge pump current and, thus, allows the designer to fine-tune the PLL loop bandwidth in either direction.

ADIsimCLK is a powerful PLL modeling tool that can be downloaded from www.analog.com and is a very accurate tool for determining the optimal loop filter for a given application.

USING THE AD9520 OUTPUTS FOR ADC CLOCK APPLICATIONS

Any high speed ADC is extremely sensitive to the quality of the sampling clock of the AD9520. An ADC can be thought of as a sampling mixer, and any noise, distortion, or time jitter on the clock is combined with the desired signal at the analog-to-digital output. Clock integrity requirements scale with the analog input frequency and resolution, with higher analog input frequency applications at ≥14-bit resolution being the most stringent. The theoretical SNR of an ADC is limited by the ADC resolution and the jitter on the sampling clock. Considering an ideal ADC of infinite resolution where the step size and quantization error can be ignored, the available SNR can be expressed approximately by

$$SNR(dB) = 20 \log \left(\frac{1}{2\pi f_A t_J}\right)$$

where:

 f_A is the highest analog frequency being digitized. t_I is the rms jitter on the sampling clock.

Figure 57 shows the required sampling clock jitter as a function of the analog frequency and effective number of bits (ENOB).




Figure 57. SNR and ENOB vs. Analog Input Frequency

See the AN-756 Application Note and the AN-501 Application Note at www.analog.com.

Many high performance ADCs feature differential clock inputs to simplify the task of providing the required low jitter clock on a noisy PCB. Distributing a single-ended clock on a noisy PCB can result in coupled noise on the sampling clock. Differential distribution has inherent common-mode rejection that can provide superior clock performance in a noisy environment. The differential LVPECL outputs of the AD9520 enable clock solutions that maximize converter SNR performance.

The input requirements of the ADC (differential or singleended, logic level termination) should be considered when selecting the best clocking/converter solution.

LVPECL CLOCK DISTRIBUTION

The LVPECL outputs of the AD9520 provide the lowest jitter clock signals available from the AD9520. The LVPECL outputs (because they are open emitter) require a dc termination to bias the output transistors. The simplified equivalent circuit in Figure 41 shows the LVPECL output stage.

In most applications, a LVPECL far-end Thevenin termination (see Figure 58) or Y-termination (see Figure 59) is recommended. In both cases, V_s of the receiving buffer should match VS_DRV. If it does not match, ac coupling is recommended (see Figure 60).

LVPECL Y-termination is an elegant termination scheme that uses the fewest components and offers both odd- and even-mode impedance matching. Even-mode impedance matching is an important consideration for closely coupled transmission lines at high frequencies. Its main drawback is that it offers limited flexibility for varying the drive strength of the emitter-follower LVPECL driver. This can be an important consideration when driving long trace lengths but is usually not an issue. In the case where VS_DRV = 2.5 V, the 50 Ω termination resistor connected to ground in Figure 59 should be changed to 19 Ω .

The venin-equivalent termination uses a resistor network to provide 50 Ω termination to a dc voltage that is below V_{OL} of the LVPECL driver. In this case, VS_DRV on the AD9520 should equal V_S of the receiving buffer. Although the resistor combination shown results in a dc bias point of VS_DRV – 2 V, the actual common-mode voltage is VS_DRV – 1.3 V because there is additional current flowing from the AD9520 LVPECL driver through the pull-down resistor.

The circuit is identical for the case where VS_DRV = 2.5 V, except that the pull-down resistor is 62.5 Ω and the pull-up is 250 Ω .




Figure 58. DC-Coupled 3.3 V LVPECL Far-End Thevenin Termination




Figure 60. AC-Coupled LVPECL with Parallel Transmission Line

CMOS CLOCK DISTRIBUTION

The output drivers of the AD9520 can be configured as CMOS drivers. When selected as a CMOS driver, each output becomes a pair of CMOS outputs, each of which can be individually turned on or off and set as inverting or noninverting. These outputs are 3.3 V or 2.5 V CMOS compatible. However, every output driver (including the LVPECL drivers) must be run at either 2.5 V or 3.3 V. The user cannot mix and match 2.5 V and 3.3 V outputs.

When single-ended CMOS clocking is used, some of the following guidelines apply.

Point-to-point connections should be designed such that each driver has only one receiver, if possible. Connecting outputs in this manner allows for simple termination schemes and minimizes ringing due to possible mismatched impedances on the output trace. Series termination at the source is generally required to provide transmission line matching and/or to reduce current transients at the driver.

The value of the resistor is dependent on the board design and timing requirements (typically 10 Ω to 100 Ω is used). CMOS outputs are also limited in terms of the capacitive load or trace length that they can drive. Typically, trace lengths less than 3 inches are recommended to preserve signal rise/fall times and signal integrity.




Figure 61. Series Termination of CMOS Output

Termination at the far end of the PCB trace is a second option. The CMOS outputs of the AD9520 do not supply enough current to provide a full voltage swing with a low impedance resistive, farend termination, as shown in Figure 62. The far-end termination network should match the PCB trace impedance and provide the desired switching point. The reduced signal swing may still meet receiver input requirements in some applications. This can be useful when driving long trace lengths on less critical nets.





Figure 62. CMOS Output with Far-End Termination

Because of the limitations of single-ended CMOS clocking, consider using differential outputs when driving high speed signals over long traces. The AD9520 offers LVPECL outputs that are better suited for driving long traces where the inherent noise immunity of differential signaling provides superior performance for clocking converters.

OUTLINE DIMENSIONS



ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|----------------------------|-------------------|--|----------------|
| AD9520-5BCPZ ¹ | -40°C to +85°C | 64-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-64-4 |
| AD9520-5BCPZ-REEL71 | -40°C to +85°C | 64-Lead Lead Frame Chip Scale Package (LFCSP_VQ) | CP-64-4 |
| AD9520-5/PCBZ ¹ | | Evaluation Board | |

 1 Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

©2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07239-0-10/08(0)



www.analog.com

Rev. 0 | Page 80 of 80